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Abstract

IMPROVING THE PERFORMANCE AND TIME-PREDICTABILITY OF GPUs
By Yijie Huangfu, Ph.D.
A dissertation submitted in partial fulfillment of the requirements for the degree of
Doctor of Philosophy at Virginia Commonwealth University.
Virginia Commonwealth University, 2017
Major Director: Wei Zhang, Professor, Electrical and Computer Engineering
Graphic Processing Units (GPUs) are originally mainly designed to accelerate
graphic applications. Now the capability of GPUs to accelerate applications that can
be parallelized into a massive number of threads makes GPUs the ideal accelerator for
boosting the performance of such kind of general-purpose applications. Meanwhile
it is also very promising to apply GPUs to embedded and real-time applications as
well, where high throughput and intensive computation are also needed.
However, due to the different architecture and programming model of GPUs, how
to fully utilize the advanced architectural features of GPUs to boost the performance
and how to analyze the worst-case execution time (WCET) of GPU applications are
the problems that need to be addressed before exploiting GPUs further in embedded
and real-time applications. We propose to apply both architectural modification and
static analysis methods to address these problems. First, we propose to study the
GPU cache behavior and use bypassing to reduce unnecessary memory traffic and
to improve the performance. The results show that the proposed bypassing method

can reduce the global memory traffic by about 22% and improve the performance
by about 13% on average. Second, we propose a cache access reordering framework
based on both architectural extension and static analysis to improve the predictability of GPU L1 data caches. The evaluation results show that the proposed method
can provide good predictability in GPU L1 data caches, while allowing the dynamic
warp scheduling for good performance. Third, based on the analysis of the architecture and dynamic behavior of GPUs, we propose a WCET timing model based on a
predictable warp scheduling policy to enable the WCET estimation on GPUs. The
experimental results show that the proposed WCET analyzer can effectively provide
WCET estimations for both soft and hard real-time application purposes. Last, we
propose to analyze the shared Last Level Cache (LLC) in integrated CPU-GPU architectures and to integrate the analysis of the shared LLC into the WCET analysis
of the GPU kernels in such systems. The results show that the proposed shared data
LLC analysis method can improve the accuracy of the shared LLC miss rate estimations, which can further improve the WCET estimations of the GPU kernels.

CHAPTER 1

INTRODUCTION

1.1

Background
In the past decade or so, Graphics Processing Units (GPUs), originally designed

to accelerate graphical computation, have rapidly become a popular platform for
high-performance parallel computing. Modern GPUs can support massive parallel
computing with thousands of cores and extremely high-bandwidth external memory
systems. The single-instruction multiple-thread (SIMT) programming model used by
GPUs well matches the underlying computing patterns of many high-performance
embedded applications, including imaging, audio, video, military, and medical applications [1]. At the same time, GPUs are increasingly used in System-on-Chips (SoCs)
for mobile devices, for example ARM’s Mali graphics processor [2], the NVIDIA
Tegra[3] and the DRIVE PX platform [4].
GPUs can also provide considerable benefits to a variety of real-time applications
that demand high throughput and energy efficiency. In particular, GPUs are promising for many computation-intensive hard real-time and safety-critical applications
such as medical data processing [5], autonomous auto navigation [6], vision-based
aircraft controls [7] and human pose recognition [8]. All these applications need to
meet strict deadlines and require high system throughput, making GPUs the ideal
potential computing engines for them.
There are efforts made to explore the performance and energy benefits of the
heterogeneous CPU-GPU architectures. For instance, the management method in [9]
employs a unified Dynamic Voltage Frequency Scaling (DVFS) approach to further
1

reduce the power consumption for 3D mobile games. Studies have also been done on
real-time image processing in different types of applications based on the CPU-GPU
architecture[10][11][12]. Besides the real-time image processing field, moreover, the
CPU-GPU architecture is more and more used in other real-time applications, e.g.
the NVIDIA PX 2 self-driving car computing platform[4] using the Tegra[3] chips.
And, with the development of the general purpose GPU programming model and the
CPU-GPU architectures, it is expected that such architectures will be widely used in
all kinds of different real-time applications, e.g. computer vision, automation control
and robotics.
However, many GPU architecture features designed for improving the averagecase performance are harmful to the time-predictability feature of the system. Therefore, before exploiting the computing power of GPUs in these applications, the impacts of these advanced GPU architecture features in time-predictability and performance need to be analyzed and studied accordingly. One example is the usage of
cache memories. In CPUs, cache memories help to reduce the speed gap between
the processor cores and the main memory, by exploiting the spacial and temporal
localities. GPU applications, nevertheless, are different in spacial and temporal localities, which leads to the first problem of how to better utilize the cache memory
in GPUs. According to the time-predictability of GPUs, the advanced architecture
features, such as dynamic scheduling and out-of-order execution, make it very hard, if
not impossible, to estimate the WCET of GPU applications, since at run-time there
are usually thousands of warps scheduled and executed dynamically. Furthermore,
the trend of building and utilizing the integrated CPU-GPU architectures raises the
problem of how to model the behavior of the shared resources in such architectures,
e.g., the shared Last Level Cache (LLC), so that the behavior of the whole chip in
the worst case can be better modeled.
2

1.2

GPU L1 Data Cache Bypassing
The first topic is about using cache bypassing to study the impact of the GPU L1

data cache on the performance and finding a way to use the GPU L1 data cache more
effectively. We comparatively evaluate the GPU performance without and with the
cache memory. We find that unlike CPU caches, GPU applications tend to exhibit
low temporal and/or spatial locality in the L1 data cache. On average, the GPU
with the L1 data cache actually leads to worse performance than the one without the
L1 data cache. However, this does not necessarily imply that caches should not be
used for real-time GPU computing. By examining the GPU application behavior and
architectural features, we propose to use GPU L1 data cache bypassing methods to
filter out the GPU cache accesses that are detrimental to performance, so that the
cache can be used in a more effective way.[13]
1.3

GPU L1 Data Cache Access Reordering
Secondly, the dynamic warp scheduling operations in GPUs can benefit the

average-case performance of general-purpose GPU (GPGPU) applications. But such
a kind of dynamic behaviors is hard to be analyzed statically. Therefore, we propose
a warp-based load/store reordering framework that is based on collaborative static
analysis and architectural extensions in GPUs to improve the predictability of the
GPU L1 data caches. The proposed framework supports dynamic warp scheduling
while reordering the load/store instructions to enable safe and accurate timing analysis for L1 GPU data caches. As a result, the predictability is improved without
putting constraints on the dynamic warp scheduling behaviors, which helps to keep
good average-case performance.[14]

3

1.4

WCET Timing Model for GPU Kernels
The third effort is to build a timing model and static analyzer for the purpose

of GPU WCET analysis and estimation. We proposed to employ a predictable pure
round-robin scheduling policy, based on which a timing model is built for GPGPU
kernels. With this timing model, a static analyzer is built to analyze the assembly
codes of the GPGPU kernels and to give their WCET estimations. Building such
a kind of low-level timing model of a processor architecture requires detailed documentation of the processor, which is usually unavailable for GPUs. Furthermore, the
proposed methods involve changes in the architecture. Therefore, the detailed and
configurable GPU simulator GPGPU-Sim [15] is used to implement and evaluate the
proposed model and analyzer.
1.5

WCET Analysis of Shared Data LLC in integrated CPU-GPU Architecture
The last work is to improve the time-predictability of the integrated CPU-GPU

architectures. Specifically, the focus in this work is the shared Last Level Cache
(LLC). The method of Access Interval regulations is used to improve the timepredictability of the shared data LLC, according to the cache miss rate estimations.
The improved miss rate estimations are then integrated into the WCET timing model
for better WCET estimations of GPU kernels. The gem5-gpu[16] simulator is used to
implement the integrated architecture with shared LLC and to evaluate the impact
of the shared LLC in such systems.

4

1.6

Dissertation Organization
The rest of the dissertation is organized as follows. Chapter 2 briefly introduces

the background information about the GPU architecture and GPGPU programming
model. In Chapter 3, the profiling-based GPU L1 data cache bypassing is present to
illustrate how the GPU L1 data caches can be used in a more effective way. Chapter 4
talks about a reordering framework, which is based on both architectural extensions
and static analysis, and how this framework can improve the predictability of the
GPU L1 data cache. A timing model for WCET analysis of GPU kernels that is
based on a predictable warp scheduling policy is introduced in Chapter 5, after which
a static WCET analysis technique for the shared data LLC in the integrated CPUGPU architecture is discussed in Chapter 6. In Chapter 7, the conclusions are made.

5

CHAPTER 2

GPU ARCHITECTURE AND GPGPU PROGRAMMING MODEL

2.1

GPU Architecture
Fig. 1 shows the basic architecture of a NVIDIA GPU1 , which has a certain

number of Streaming Multiprocessors (SMs), e.g., 16 SMs in Fermi architecture[17].
All the SMs share the L2 cache, through which they access the DRAM global memory.

......

SM SM SM

SM SM SM

L2 Cache
......

SM SM SM

SM SM SM

DRAM DRAM

DRAM DRAM

Other parts, like the interface to host CPUs, are not included in Fig. 1.

Fig. 1. GPU Architecture[17]
Fig. 2 shows the architecture of an SM, which contains a group of Shader Processors (SPs, also called CUDA processor or CUDA core). Each SP has the pipelined
integer arithmetic logic unit and floating point unit, which execute the normal arithmetic instructions, while the Special Function Units (SFUs) execute the transcendental instruction, such as sin, square root, etc. Besides the computing functional units,
there are several L1 caches for instruction, data, texture data and constants. The
register file contains a huge number of registers shared by all the SPs and SFUs, while
the warp scheduler and dispatching unit choose among the active warps and collect
1

The NVIDIA CUDA GPU terminologies are used in this dissertation.
6

the operands needed and send the warp to execution.
Instruction Cache
Warp Scheduler
Dispatching Unit
Registers File

...

...

SFU

SFU

SP SP SP SP
Constant
Cache

Texture
Cache

LD/ST
...

SP SP SP SP

LD/ST
L1 Data
Cache

Fig. 2. SM Architecture[17]

2.2

GPGPU Programming Model
With the support of a massive number of cores, GPUs use the SIMT execution

model to allow a big number of threads to execute in parallel. A GPGPU program, which is also called a GPU kernel, can be written in either CUDA C[18] or
OpenCL[19]. A GPU kernel is configured and launched by a host CPU. Through
the configuration of the kernel, the host CPU tells the GPU how many threads there
are in the execution of the kernel and what the hierarchy of the threads is like. The
hierarchy of a kernel has two levels; the dimensions in kernel grid (how many kernel
blocks there are in a kernel grid) and in kernel block (how many threads there are in
a kernel block). For example, the kernel in Fig. 3 has 64 (2 × 4 × 8) kernel blocks in
the kernel grid and 512 (32 × 16 × 1) threads in one kernel block.
The kernel code describes the function and behavior of a single thread, based on
the position of this thread in the hierarchy of the kernel, e.g., thread and block IDs.
7

dim3 grdDim( 2, 4, 8);
dim3 blkDim(32,16, 1);
Kernel<<<grdDim, blkDim>>>(...);

Fig. 3. GPU Kernel Configuration Example
The most common way is to use the thread and block IDs to calculate the indices,
which each thread uses to access a certain array, so that the threads work on different
parts of the data in parallel. In the execution of a GPU kernel, a kernel block is
assigned to an SM and stays there until finishing its execution. 32 threads in a kernel
block are grouped together as the basic scheduling and execution unit, which is called
a warp. The threads in the same warp execute the same instruction together in the
SIMT model. Therefore, a GPU kernel instruction is also called a warp instruction.

8

CHAPTER 3

PROFILING-BASED GPU L1 DATA CACHE BYPASSING

3.1

Introduction
To exploit the localities in GPGPU applications and boost the average-case per-

formance, both the L1 data cache and the unified L2 cache are included in modern
GPUs. Although the cache memory can effectively hide the access latency for data
with good temporal and/or spatial locality for both CPUs and GPUs, GPGPU applications may exhibit divergent memory access patterns from traditional CPU applications. Moreover, the recent study shows that GPU caches have counter-intuitive
performance trade-offs [20]. Therefore, it is important to explore the techniques to
use the on-chip cache memories effectively to boost GPU performance and/or energy
efficiency. In particular, for embedded and mobile GPU applications, it is also crucial to develop cost-effective optimization methods for improving performance and/or
energy efficiency.
To address this problem, we comparatively evaluate the GPU performance without and with the cache memory. As the first step toward studying time predictability
of GPU caches, we focus on the L1 data cache. we find that unlike CPU caches, GPU
applications tend to exhibit low temporal and spatial locality in the L1 data cache.
On average, the GPU with the L1 data cache actually leads to worse performance
than the one without the L1 data cache. However, this does not necessarily imply
that caches should not be used for real-time GPU computing.
By examining the GPU application behavior and architectural features, we propose a profiling-based cache bypassing method to filter out the GPU cache accesses
9

that are detrimental to performance. The evaluation results show that the cache
bypassing method improves the performance adequately as compared to the GPU
without using the cache, because the rest of GPU memory accesses with good temporal and spatial locality can still efficiently exploit the L1 data cache. Therefore,
employing the L1 data cache can still benefit real-time GPU applications in terms of
the average-case performance; however, time-predictable architecture or static timing
analysis techniques need to be developed to use the GPU caches deterministically for
high-performance real-time computing.
3.2

Related Work
Cache bypassing has been extensively studied for CPUs in the past. Some archi-

tectures have introduced ISA support for cache bypassing, for example HP PA-RISC
and Itanium. Both hardware-based [21][22][23][24][25] and compiler-assisted [26][27]
cache bypassing techniques have been proposed to reduce cache pollution and improve
performance. However, most CPU cache bypassing approaches use hit rates as performance metrics to guide cache bypassing, which may not be applicable to GPUs due to
the distinct architectural characteristics and the non-correlation of GPU performance
with data cache hit rates [28].
Mekkat et al. [29] proposed Heterogeneous LLC (Last-Level Cache) Management
(HeLM), which can throttle GPU LLC accesses and yield LLC space to cache sensitive
CPU applications. The HeLM takes advantage of the GPUs tolerance for long memory
access latency to provide an increased share of the LLC to the CPU application for
better performance. There are several major differences between HeLM and my work.
HeLM targets the shared LLCs in integrated CPU-GPU architectures, while my work
focuses on bypassing the L1 data caches in GPUs. Moreover, HeLM is a hardwarebased approach that needs additional hardware extension to monitor the thread-level
10

parallelism (TLP) available in the GPU application. In contrast, my cache bypassing
method is a software-based approach that leverages profiling information statically,
which is simple and low cost and is particularly useful for embedded and mobile
GPUs. Moreover, my method is complementary to the hardware-based HeLM, which
can be used in conjunction with HeLM to further improve the GPU performance or
energy efficiency in the integrated CPU-GPU architecture.
GPU Cache Bypassing. Jia et al. [28] characterized application performance on
GPUs with caches and proposed a compile-time algorithm to determine whether each
load should use the cache. Their study first revealed that unlike CPU caches, the
L1 cache hit rates for GPUs did not correlate with performance. Recently, Xie et al.
[30] studied a compiler-based algorithm to judiciously select global load instructions
for cache access or bypass. Both Jia and Xie’s approaches can achieve performance
improvement through cache bypassing. However, both approaches make cache bypassing decisions based on each global load instruction, which can access a variety of
data addresses with diverse temporal and spatial locality. In contrast, our method
is based on data addresses, not load instructions. This gives us finer-grained control
on which data to be cached or bypassed to further enhance performance and energy
efficiency.
3.3

Profiling-Based GPU L1 data Cache Bypassing Method

3.3.1

Global Memory Access Utilization

The 32 threads in a warp access the global memory in a coalesced pattern.
Assuming that each thread needs to fetch 4 bytes, if the data needed by each thread
are well coalesced, this load operation can be serviced by one 128-byte transaction, as
shown in Fig. 4 (a). In this case, all the data in the memory transaction are useful,

11

thus the utilization rate (or efficiency) of this load, which represents the percentage
of bytes transferred from global memory that are actually used by the GPU, is 100%
(128/128). However, when the memory access pattern changes a little bit, as shown
in Fig. 4 (b) and (c), the address range becomes 96 to 223, which spans across the
boundary of 128 bytes. In this case, two 128-byte transactions are needed to transfer
the data needed by the threads. Thus the utilization rates of these two transactions
are 25% and 75% respectively, resulting in a 50% (128/256) overall utilization rate.
This indicates half of the memory traffic, generated by this two load operations, are
useless and unnecessary if they are not reused, which may degrade both performance
and energy efficiency for GPGPU computing.
0

Threads

31

128

Memory Address
(a)

255

0

Threads

31

Memory Address
(b)

223

Threads

31

Memory Address
(c)

223

96

128

0

96

128

Fig. 4. Examples of different memory access patterns with different utilization
rates.[13]
The example of low load utilization rates in Fig. 4 may be caused by improper
mapping between threads and memory addresses, which, sometimes but not always,
can be avoided through the effort of programmers. However, the divergences in the

12

CUDA kernel, which are caused by the algorithms and are generally hard to eliminate,
can also lead to such load operations with low utilization rates.
3.3.2

Global Memory Reuse Time

The GPGPU applications usually operate on a massive amount of data. However,
the cache line usage among the data with different addresses may differ significantly.
This is not only because GPGPU applications can exhibit irregular data access patterns, but also because the effective L1 data cache space per SP is too small. Thus
even if some data are reused within a warp, they may have been replaced from the
cache by other data from the same warp or from other warps from the same thread
block before they can be reused, resulting in cache misses and hence increasing global
memory accesses.
Fig. 5 shows the data reuse distribution in the L1 data cache across different
SMs for the benchmarks gaussian and srad, both of which are selected from Rodinia
benchmark suite [31]. In this figure, each bar indicates the number of different data
addresses that are reused in the L1 data cache by a certain number of times, which
varies from 0, 1, up to 15, or more. As we can see, the number of different addresses
reused in the L1 data cache varies slightly across different SMs because of the GPU
SIMD execution model. We also find for both benchmarks a considerable number
of data addresses are never reused at all or are only reused for a very small number
of times. For example, in gaussian, nearly half of the addresses are used for just
once, while in the srad the majority of the addresses are not reused at all. The very
low temporal locality from GPGPU applications is quite different from typical CPU
applications that tend to have good temporal locality; therefore, we need to explore
novel cache management techniques for GPUs.
For data that are never reused at all, loading them into the cache is not helpful
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Fig. 5. The data usage distribution[13]
to reduce neither latency nor memory bandwidth. On the contrary, bypassing them
may reduce cache pollution. Even if the data are reused a few times, loading them
into the L1 data cache may increase the global memory traffic if the load utilization
rate is low. This may negate the benefit of a small number of cache hits. Therefore,
it becomes attractive to bypass those data that are never reused or only reused a few
times to reduce the memory bandwidth pressure and cache pollution for GPUs.
3.3.3

Heuristic for GPU Cache Bypassing

We propose to use profiling to identify the L1 data cache accesses that should
be bypassed. We focus on bypassing the data accesses that have low load utilization
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rates and low reuse times in the L1 data cache, with the objective to minimize the
global memory traffic. More specifically, for each data address A that is accessed by
a global load, we use profiling to collect its load utilization rate U and the reuse time
R. Equation 3.1 is used to determine which data accesses should be bypassed.

U × (1 + R) < 1

(3.1)

In the above equation, (1 + R) represents the number of times A is accessed
from the L1 data cache, including the first time when it is loaded into the cache, i.e.,
128 bytes are transferred from the global memory. If U is 1, then this product is at
least 1, even if A is not reused at all, indicating A should not be bypassed. On the
other hand, if U is less than 1, and if R is 0 or a small integer (e.g. 1, 2, 3) such
that the condition in Equation 3.1 holds, then storing A into the L1 data cache will
actually increase the global memory traffic as compared to bypassing this access from
the L1 data cache. Therefore, in this case, bypassing A can reduce the global memory
traffic, potentially leading to better performance or energy efficiency. The reduction
of cache pollution will also be a positive side effect of bypassing this data from the L1
data cache. Our cache bypassing method considers both spatial locality (i.e. U ) and
temporal locality (i.e. R). For example, for the memory access pattern with low load
utilization rate as depicted in Fig. 4 (b), i.e., U = 25%, this address must be reused
at least 3 times in the L1 data cache (i.e. R = 3) to not be bypassed. In contrast, for
the memory access pattern with high load utilization rate that is shown in Fig. 4 (c),
i.e., U = 75%, if this address is reused at least once from the L1 data cache (i.e., R =
1), then it should not be bypassed. To support the profiling-based method, we modify
the GPGPU-Sim by adding the functions to generate detailed statistics of L1 data
cache accesses and enable the L1 data cache model to selectively bypass the identified
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data addresses. The detailed statistics results include the information of data reuse
time and load utilization rate of each memory access with different addresses, which
are automatically analyzed by scripts to generate the list of bypassing addresses for
each SM separately. The bypassing addresses are annotated and the benchmarks are
simulated again with GPGPU-Sim with the bypassing function enabled to implement
the profiling-based cache bypassing method.
3.4

Evaluation Results
Fig. 6 compares the performance of the three schemes, which is normalized to the

total number of execution cycles of the L1 data cache without bypassing. As we can
see, the cache bypassing method improves the performance for all benchmarks. For
example, the total number of execution cycles for lud is reduced by more than 40%
with cache bypassing, and the average reduction of execution cycles for all benchmarks
is 13.8%. Compared to the performance without the L1 data cache, the L1 data cache
with bypassing achieves superior performance for all benchmarks except bfs, and on
average, the L1 data cache with bypassing improves performance by 8.5% as compared
to that without the L1 data cache.
The performance improvement of cache bypassing comes from two factors. The
first factor is the reduction of the global memory traffic caused by cache bypassing,
which is shown in Fig. 7. The results indicate that cache bypassing reduces the
global load memory traffic by 24.7% on average, as compared to the L1 data cache
without cache bypassing. Compared to the GPU without using the L1 data cache,
cache bypassing reduces the global load memory traffic by 3.1%, leading to better
performance.
The second factor for performance improvement is that cache bypassing reduces
L1 data cache miss rates as shown in Fig. 8. The cache miss rate is decreased by
16
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Fig. 8. Normalized L1 data cache miss rates with and without cache bypassing, which
are normalized to that without cache bypassing.[13]
up to 57.5% for lud, and the average reduction is 24.6%. Particularly, when cache
bypassing reduce both global memory traffic and cache miss rates, the performance
is improved dramatically. For example, for both lud and gaussian, both the global
memory traffic and cache miss rates are reduced significantly. As a result, the performance of lud and gaussian is improved by 42.7% and 21.8%. In contrast, for some
benchmarks such as streamcluster, although cache bypassing reduces its cache miss
rate by 44.8%, its global memory traffic is only reduced by 3.8%, leading to small
performance improvement of 3.4%. This also indicates that reducing memory traffic
may be more important than reducing cache miss rates for GPGPU programs.
It should also be noted the proposed bypassing method does not necessarily
reduce the L1 data cache miss rate, for example srad, because the total number of
accesses to the L1 data cache is also reduced by bypassing. However, on average,
the L1 data cache miss rate is reduced by 24.6%, indicating that the proposed cache
bypassing method can effectively alleviate cache pollution and improve performance.
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CHAPTER 4

WARP-BASED LOAD/STORE REORDERING FOR BETTER
TIME-PREDICTABILITY IN GPU L1 DATA CACHE

4.1

Introduction
In hard real-time systems, there are plenty of applications that need to process

a massive amount of data, for example, real-time traffic sign and speech recognition,
and autonomous navigation. GPUs are a promising platform to accelerate those applications, as long as the execution time is predictable so that the WCET can be
computed accurately and efficiently. Unfortunately, many architectural features designed for improving the average-case performance are harmful to time predictability,
for example, dynamic scheduling, out-of-order execution, etc. In particular, cache
memories are well known to be good for performance but bad for time predictability,
because the memory access time is now dependent on whether the access hits in the
cache or not, which is often hard to predict statically. For the cache memories used in
GPUs, due to the use of many threads and the dynamic warp scheduling, the memory
access time is not only dependent on the run-time access history of the cache, but
also dependent on the execution orders of the threads, warps and the instructions
in each thread. This makes the WCET analysis for GPU caches much more complicated and challenging. Since the Fermi architecture, NVIDIA GPUs have begun
to use the L1 data caches and L2 unified cache to improve the average-case performance, and now all kinds of cache memories are increasingly used in various GPUs.
Therefore, a cache memory architecture that can offer both time predictability and
high performance becomes critical to support hard real-time computing on GPUs.
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To improve the predictability of the GPU L1 data cache, we propose a framework
that is based on compiler and architectural extensions in GPUs. The proposed framework supports dynamic warp scheduling while reordering the load/store instructions
to enable safe and accurate timing analysis for L1 GPU data caches. The experiment results indicate that the worst-case GPU L1 data cache misses can be tightly
computed, while the proposed approach achieves better performance than a pure
round-robin scheduling.
4.2

Related Work
Studies have been done on real-time scheduling algorithms for GPUs and het-

erogeneous processors [32] [33][34]. These works basically assume that the WCET of
the real-time tasks is already known, which reveals the importance of improving time
predictability of GPU architectures to support hard real-time computing.
A large number of research efforts also have been made to improve the time predictability of cache memories for CPUs, among which cache locking is a well-studied
method for better predictability [35][36][37]. Some alternative designs to normal cache
memories are Scratchpad Memory (SPM) [38] and method cache [39]. There are also
a number of studies on WCET analysis of cache memories [40][41][42][43][44], which,
however, focus on normal CPU caches rather than GPU caches.
Studies have also been done on regulating the memory accesses to GPU caches to
improve the performance. Xie et al. propose a compiler-based framework to bypass
the memory access instructions with bad localities for better performance[30]. Jia et
al. use reordering and bypassing to get more cache-friendly access orders[20]. But
neither of these aims at improving the predictability of GPU caches.
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4.3

Dynamic Behaviors in GPU
Dynamic warp scheduling and out-of-order execution of warp instructions are

involved when a GPU kernel runs. GPUs rely on these dynamic mechanisms to
hide memory and other latencies and to improve the average-case performance and
throughput.
4.3.1

Dynamic Warp Scheduling

Whenever a warp is stalled, e.g. the needed resource is unavailable, the warp
scheduler dynamically finds a ready warp among the active ones to issue. Therefore,
the issuing order of warps does not necessarily follow the order of the warp IDs. For
instance, if there are 3 warps W0, W1, W2, for the same instruction, issuing order
can be any one out of the 6 possible combinations of the 3 warps, e.g. [W1, W2, W0]
or [W2, W0, W1].
4.3.2

Out-of-Order Execution

Among the instructions from the same warp, the execution order does not necessarily follow the order of the instructions in the kernel program either. This is
because after the instructions are issued, they need to wait until all the operands
are ready before execution. Due to data dependencies, a trailing instruction in the
kernel program may have all its operands ready earlier than a leading instruction in
the kernel program, and thus can be executed earlier. For example, if there are two
instructions I0 and I1 where I1 is behind I0 in the kernel code, the execution of I1
can be earlier than that of I0 if its data get ready before that of I0.
When the dynamic scheduling and out-of-order execution are combined together,
there are many more possible execution orders. An example is shown in Fig. 9 to
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Fig. 9. An Example of Possible Execution Orders of Warp Instructions.
illustrate this. Although due to space limitation, only 2 possible orders are shown,
the total number of possible execution orders of 3 warps and 2 instructions can be
totally 6! (or 720). As the number of warps and instructions increases, the number
of possible execution orders would be prohibitively large for efficient and accurate
WCET analysis.
4.3.3

Independent Execution Among Warps

Fig. 10. Example of Warp and Basic Block Relations.
In the CUDA programming model, warps are independent to each other if no
special synchronization instruction is used, i.e. there is no synchronization at the
boundaries of basic blocks by default. In the example shown in Fig. 10, W0 and W2
execute BB0 , BB1 and BB3 , while W1 executes BB0 , BB2 and BB3 . This makes it
possible that W1 executes in BB3 , while W0 and W2 are still in BB1 . Consequently,
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the warp instructions may not follow the basic block order in the control flow to access
the data cache or memory.
4.4

GPU L1 Data Cache Access Reordering Framework

4.4.1

Challenges of GPU Execution on Cache Timing Analysis

The dynamic warp scheduling and out-of-order instruction execution pose great
challenges for cache timing analysis. Abstract interpretation is a technique that has
been successfully used in cache timing analysis for CPUs. It uses a global abstract
cache state to model and predict the cache behavior in the worst case at each boundary of basic blocks [44]. A basic assumption of applying the abstract interpretation
in cache timing analysis is that for each basic block, the memory access sequences
to the cache can be statically derived from the control flow graph. However, this
assumption cannot be guaranteed at all in GPUs due to the aforementioned dynamic
warp/instruction execution behaviors of GPUs.
In static timing analysis for CPUs, a range of memory space can be used for the
data accesses whose addresses are unpredictable. However, this approach becomes
unaffordable for GPU kernels, because the huge number of memory accesses a kernel
usually has can lead to overly pessimistic or useless WCET estimation results. For
example, the maximal number of the relative age of memory blocks that may be in
the cache can be significantly overestimated due to the massive number of threads
and cache accesses that can be executed out-of-order. Therefore, in this framework,
it is assumed that the addresses of data accesses to the L1 data cache and the branch
conditions are statically known, which actually are not uncommon in GPU kernels
that access data and operate based on the thread and block IDs. The proposed
method contains 3 software and hardware components, including a compiler-based
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GPU L1 data cache access analyzer, a worst-case L1 cache miss rate estimator, and a
channel-based architectural extension for predictable L1 data cache access reordering.
4.4.2

Issues of Regulating the Warp Scheduling Orders

In GPUs, it is possible to improve the predictability by reducing the dynamic
behaviors, like using a strict round-robin warp scheduling policy, but the performance
overhead can be significant. Therefore, our goal in this work is to achieve predictable
caching by imposing a minimum constraint on regulating the GPU dynamic execution
behavior and minimizing the performance overheads.
Actually, even a pure round-robin warp scheduling policy, in which the warp
scheduler issues one instruction for a warp following the warp IDs strictly, still cannot
guarantee the order of different warp instructions in different basic blocks, since the
execution traces of different warps are usually independent to each other. Therefore,
simply regulating the warp execution order does not change the out-of-order execution
of instructions in a certain warp, which can still impact the time predictability of GPU
data caches.
4.4.3

The Load/Store Reordering Framework

As shown in Fig. 11, the proposed framework consists of 3 major components,
including the CUDA kernel analyzer, the worst-case L1 data cache miss rate estimator,
and the warp-based load/store reordering architectural extension. The kernel analyzer
analyzes the PTX code of a CUDA kernel and generates a reorder configuration to
guide the load/store reordering unit in the GPU. The kernel analyzer also outputs
the memory address values that will be used by the global memory warp instructions
in the kernel, which is also used by the L1 data cache miss rate estimator. The details
of these three components are discussed in the following three subsections.
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Fig. 11. General Structure of the Load/Store Reordering Framework.[14]
4.4.4

Compiler-Based Kernel Analyzer

The proposed kernel analyzer uses the PTX code and the input values, including
parameter values and the kernel hierarchy configuration values, of the CUDA kernel to
derive the L1 data cache access pattern and the memory access addresses of both the
global load and store instructions of the kernel. Algorithm 1 shows the pseudo code
of the analyzer. The kernel analyzer first collects the information about the kernel,
including the inputs values, the control flow graph, the number of global load/store
instructions and their addresses, from the files of the PTX code and inputs. Based
on this information, the analyzer can know the hierarchy of the kernel, such as the
number and the size of kernel blocks. For every warp in each kernel block, the
analyzer parses the kernel with the information of the warp. The pseudo code is
shown in Algorithm 2.
In Algorithm 2, the KernelParser takes the information of both the kernel and
the warp as inputs and starts with the first instruction in the control flow graph.
Each instruction is parsed based on its type. If it is an arithmetic instruction, the
value of the target operand is updated based on the calculation type and the value of
the source operands (lines 6-8). If it is a global load/store instruction, which accesses
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Algorithm 1 GPU L1 Data Cache Access Analyzer[14]
1: Inputs = CollectKernelInputs(FileKernel, FileInput);
2: CFG = GenerateKernelCFG(FileKernel, FileInput);
3: LDSTPCList = GenerateLDSTPCs(FileKernel);
4: BlockAddrInfo = [];
5: BlockAccInfo = [];
6: for Each Kernel Block Bi ∈ k do
7: for Each Warp Wi ∈ Bi do
8:
[WarpAddrInfo, WarpAccInfo] = KernelParser(Inputs, CFG, LDSTPCList, Bi , Wi );
9: end for
10: BlockAddrInfo.append(WarpAddrInfo);
11: BlockAccInfo.append(WarpAccInfo);
12: end for
13: Return [LDSTPCList, BlockAddrInfo, BlockAccInfo];

Algorithm 2 GPU Kernel Parser[14]
1: procedure KernelParser(Inputs, CFG, LDSTPCList, Block, Warp)
2: INST = FirstInstruction(CFG);
3: WarpAddrInfo = []×length(LDSTPCList);
4: WarpAccInfo = []×length(LDSTPCList);
5: while INST is not Exit do
6:
if INST is arithmetic instruction then
7:
UpdateRegisterValue(INST, Inputs, Block, Warp);
8:
end if
9:
if INST is global load/store then
10:
pc = GetInstPC(INST);
11:
pcidx = GetPCIndex(INST, LDSTPCList);
12:
AddrList = AddrListGen(INST, Warp);
13:
WarpAccInfo[pcidx]=True;
14:
WarpAddrInfo[pcidx]=AddrList;
15:
end if
16:
if INST is a branch or at the end of the current BB then
17:
INST = FindNextBB(CFG, INST);
18:
else
19:
INST = NextInstCurBB();
20:
end if
21: end while
22: Return [WarpAddrInfo, WarpAccInfo];
23: end procedure
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Algorithm 3 Addresses Generation for Instruction I and Warp W [14]
1: procedure AddrListGen(I, W )
2: AddrList = []
3: for Each Thread Ti ∈ W do
4:
if CheckAcitve(Ti ) then
5:
CurAddr = GetAddr(Ti , I)
6:
Coalesced = F alse
7:
for Each Address Aj ∈ AddrList do
8:
if Coalesce(CurAddr, Aj ) then
9:
Coalesced = T rue
10:
Break
11:
end if
12:
end for
13:
if Not Coalesced then
14:
AddrList.append(CurAddr)
15:
end if
16:
end if
17: end for
18: Return AddrList
19: end procedure
the global memory through the L1 data cache and thus is our focus in this paper, all
the addresses used by the threads in the warp are coalesced to form a list of addresses
(lines 9-15). This information will be used later for the worst-case L1 data cache miss
rate estimation as the memory access addresses of this instruction from this warp.
The pseudo code of coalescing the addresses is shown in Algorithm 3.
The corresponding value in the WarpAccInfo list will be set as true to indicate
that this load/store instruction will access the L1 data cache. The parser finds the
next basic block based on the control flow graph, if the current instruction is a branch
or at the end of the current basic block (lines 16-20). The two lists WarpAccInfo and
WarpAddrInfo are returned by the parser, which contains the access flag and the
addresses of each instruction for the warp (line 22).
. e n t r y example (
. param . u64
cudaparm input cuda )
{
. r e g . u32 %r <29>;
. r e g . u64 %rd <33>;
. r e g . f 3 2 %f <20>;
. r e g . pred %p<6>;
$Lbegin :
l d . param . u64
%rd5 , [ c u d a p a r m i n p u t c u d a ] ;
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c v t . s 3 2 . u32
mul . wide . s 3 2
add . u64
c v t . s 3 2 . u32
mov . s 3 2
s e t p . eq . s 3 2
@!%p1 bra
ld . global . f32
bra $L2 ;
$L1 :
st . global . f32
$L2 :
exit ;
$Lend :
} // example$

%r3 ,
%rd3
%rd8
%r1 ,
%r2 ,
%p1 ,
$L1 ;
%f1 ,

%t i d . x ;
, %r3 , 3 2 ;
, %rd5 , %rd3 ;
%c t a i d . y ;
0;
%r1 , %r 2 ;
[% rd8 + 4 ] ;

[% rd8 +2048] , %f 2 ;

If the configuration of the above kernel is <<< dim3(1, 2, 1), dim3(16, 4, 1) >>>,
for example, and suppose the input value of

cudaparm input cuda is 0, the output

of the kernel analyzer is shown as the follows. As we can see, the kernel has 2 global
load/store instructions, and their addresses are 64 and 80 respectively. There are 2
kernel blocks, and each block has 2 warps. The warps in the first kernel block execute
the first load/store instruction, and the warps in the second kernel block execute the
second load/store instruction. The list of memory access addresses and access types
are also shown in the output of the analyzer (i.e. the reorder configuration).
−num pcs 2
−p c a d d r s [ 6 4 , 8 0 ]
−g r i d [ 1 , 2 , 1 ]
−b l o c k [ 1 6 , 4 , 1 ]
Block [ 0 , 0 , 0 ]
Warp0 [ 1 , 0 ]
Warp0 [ [ [ 0 , 1 2 8 , 2 5 6 , 3 8 4 ] , L ] , None ]
Warp1 [ 1 , 0 ]
Warp1 [ [ [ 0 , 1 2 8 , 2 5 6 , 3 8 4 ] , L ] , None ]
Block [ 0 , 1 , 0 ]
Warp0 [ 0 , 1 ]
Warp0 [ None , [ [ 2 0 4 8 , 2 1 7 6 , 2 3 0 4 , 2 4 3 2 ] , S ] ]
Warp1 [ 0 , 1 ]
Warp1 [ None , [ [ 2 0 4 8 , 2 1 7 6 , 2 3 0 4 , 2 4 3 2 ] , S ] ]
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4.4.5

Architectural Extension for Warp-Based Load/Store Reordering

We propose to extend the GPU architecture to ensure a predictable load/store
order that enables accurate cache timing analysis. Fig. 12 shows the extensions
made to the default GPU memory architecture between the load/store unit and the
L1 data cache. We propose to add a channel for each active warp1 , and each channel
is a buffer to hold requests to the L1 data cache. Besides the head and tail pointers for
the buffer, an extra search pointer is used to allow the Reordering Unit to search for
the expected memory access in the channel, which enables the reordering of memory
accesses from the same warp as described below. The Distributing Unit accepts the
memory accesses from the load/store unit and sends the accesses to different channels
according to the warp ID of the access, i.e. memory accesses from warp 0 are sent to
channel 0, memory accesses from warp 1 are sent to the channel 1, etc. It should be
noted that the warp ID here refers to the dynamic runtime warp ID for a warp when
it is executing the kernel. The mapping between a runtime warp ID and the index of
a warp in a kernel block can be calculated at runtime when a kernel block is selected
to be active.
The load/store reordering happens at two locations in this extended GPU memory architecture. First, load/store instructions within the same warp are reordered in
the channel for this warp as aforementioned, because instructions from the same warp
can be executed in an out-of-order fashion. For example, the load/store unit can send
out memory access request of instruction I1 before it sends out that of instruction I0,
even if I0 is actually before I1 in the same basic block. This can happen when the
two instructions are close to each other and the operands of I1 become ready earlier
1

CUDA limits the maximum number of threads per SM, and thus the number of
simultaneous active warps is limited.
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Fig. 12. Warp-Based Load/Store Reordering Architectural Extension.[14]
than those of I0. In this case, the Reordering Unit uses the aforementioned search
pointer to search for I0 in the corresponding channel, rather than fetching I1 by the
head pointer of the channel. It should be noted that the reordering is only applied
to the load/store instructions, which does not affect the dynamic order of other instructions and thus may not affect the overall performance as much as reordering all
the instructions such as the pure round-robin scheduling.
The load/store reordering across warps happens in the Reordering Unit, which
reorders the memory accesses from different channels (i.e. warps). For instance, in
the aforementioned PTX code example, there are 2 kernel blocks and 4 warps totally,
including B0W0, B0W1, B1W0, and B1W1. Assuming the mapping between these
warps and the runtime warp IDs is based on the mapping shown in Table 1, Fig. 13
gives 2 out of 24 possible orders of memory requests from the load/store unit.
The analysis results of the GPU L1 data cache analyzer are sent to the reordering unit as the reorder configuration before a kernel is launched, which is used at
runtime to decide how to reorder the memory accesses from different channels. The
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Fig. 13. An Example of Memory Warp Instruction Reordering.[14]
Reordering Unit always searches in the reorder configuration for the warp (channel)
with the smallest warp index (in a kernel block rather than runtime warp ID) and
the smallest kernel block ID that still has the global load/store instruction with the
lowest instruction address to execute. After the Reordering Unit gets a memory request from that channel and sends it to the L1 data cache, it updates the reorder
configuration so that it can move on and wait for a different channel or a different

Table 1. An Example of Mapping Between Static Block/Warp IDs and Runtime Warp
IDs.
Static Block/Warp ID

Runtime Warp ID

B0W0

W2

B0W1

W3

B1W0

W0

B1W1

W1
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instruction at the same channel.

Fig. 14. An Example of Reorder Configurations.
An example is given in Fig. 14 to illustrate the load/store reordering process. The
initial reorder configuration is depicted in Fig. 14 (a), based on which the Reordering
Unit knows it should wait at the channel 2 (i.e. CH2 ) for B0W0, because B0W0 is
mapped to Warp 2 according to Table 1. Even if the requests from other warps have
entered their channels, the Reordering Unit still waits at CH2 until it receives the
memory request from the expected warp instruction and dispatches it to the L1 data
cache. After this the reorder configuration is updated to be the one shown in Fig.
14 (b), based on which the Reordering Unit knows it should wait at CH3 for B0W1
now. The reordering process is continued and eventually the reorder configuration
becomes what is shown in Fig. 14 (c) after the reordering unit has dispatched all the
memory requests to the L1 data cache in the predictable order.
Fig. 15 shows the different sequences of the memory accesses to the L1 data
cache in the above example in three schemes, including the default (i.e. dynamic
warp scheduling), the pure round-robin warp scheduling, and the proposed reordering
framework. In the default scheme, the access sequence to the L1 data cache can
be arbitrary. When the pure round-robin warp scheduling policy is used, the warp
scheduling order follows the runtime warp ID. Therefore, in this example the warps in
kernel block B1 are scheduled before those in B0 according to the mapping between
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Fig. 15. L1 Data Cache Access Orders of Different Schemes.
the warps in each kernel block and the runtime warp IDs as shown in Table 1. In
the reordering framework, the sequence of the accesses is controlled by the reordering
configuration as explained above. Therefore, both the reordering framework and the
pure round-robin scheduling policy can improve the predictability in the sequence of
GPU L1 data cache accesses, compared to the default system.
Fig. 16 uses the same example to demonstrate the performance differences between different schemes. The meanings of the time points A to F are as shown
in the figure. Due to the latency introduced by the reordering extension, the time
point for a warp to be ready in the reordering framework may be later than those
in the other two schemes, as shown in Fig. 16. Assuming there are 4 warps and the
warp scheduler starts with W0, with the pure round-robin policy, the next warp is
W1, which will not be ready for a long period of time as shown in the figure. By
comparison, the dynamic warp scheduler, which is used in both the default system
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C
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F

Time
A W3 Ready in Default and Pure Round-Robin

D

W3 Ready in Reordering Framework

B W2 Ready in Default and Pure Round-Robin

E

W2 Ready in Reordering Framework

C W1 Ready in Default and Pure Round-Robin

F

W1 Ready in Reordering Framework

Fig. 16. Delay of Issuing Warp Instructions of Different Schemes.[14]
and the reordering framework, can choose to schedule other ready warps, i.e. W3
and then W2 in this example, before W1. As a result, the dynamic scheduler can
lead to better performance, i.e. shorter delay as shown in the figure. However, due
to the latency introduced by the load/store reordering, the delay of the reordering
framework in this example is still larger than that of the default system, which also
explains the performance overhead of the reordering framework as compared to the
default scheme.
4.4.6

GPU L1 Data Cache Miss Rate Estimation

The abstract interpretation method [44] has been successfully used in the static
timing analysis of cache memories for CPUs. Abstract Cache State (ACS) is used to
analyze the content and behavior of the cache at a certain point in the program. As
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shown in Fig. 17, every basic block has an initial ACSi and an exiting ACSe at the
beginning and the end respectively. The ACS is updated upon each memory reference.
Therefore, the differences between the ACSi and ACSe of the same basic block depend
on the global memory instructions within this basic block. The ACSi is updated by
the memory references in the basic block using a specific cache replacing/updating
policy, e.g. LRU.
The ACSi of the basic blocks with only one predecessor is the ACSe of its
predecessor, e.g. both ACSi (BB1 ) and ACSi (BB2 ) are ACSe (BB0 ). If a basic block
has more than one predecessor in the control flow graph, the ACSe of each of its
predecessor is joined together to form the ACSi of this basic block, e.g. ACSi (BB3 ) =
Join(ACSe (BB1 ), ACSe (BB2 )). The Join operation can be set intersection or set
union depending on whether it is analyzed as an “always hit” or an “always miss”.

Fig. 17. An Example of Abstract Interpretation Based Static Timing Analysis.
A basic assumption of the abstract interpretation is that the execution of the
program only diverges and converges at the boundaries of basic blocks, not in between.
It also assumes there is no interference between different program traces. In GPUs,
however, these assumptions can only be guaranteed in the same warp, not across
warps.
Recalling the example shown in Fig. 10, in abstract interpretation, the ACSe (BB0 )
should be only decided by the content of BB0 . However, due to the independent ex35

ecution of different warps, it is possible that when W0 and W2 are still in BB0 ,
W1 is in BB2 already. In this case the ACSe (BB0 ) is affected by the content of
BB2 . In another scenario, if W0 is in BB1 , W1 is in BB2 and W2 is in BB3 , both
ACSe (BB1 ) and ACSe (BB2 ) will be affected by the content in BB3 . Therefore, the
abstract interpretation cannot be applied to GPU caches directly, because the boundaries between basic blocks are destroyed by the independent and dynamic execution
of different warps. In the reordering framework, the boundaries are restored for global
memory and data cache accesses despite the dynamic and independent execution of
warps. For instance, after the reordering, no global memory accesses from BB1 or
BB2 can access the L1 data cache until all the accesses from BB0 for all the active
warps are done. Similarly, accesses from BB1 and BB2 need to be finished before
accesses from BB3 can retrieve the L1 data cache.
In the proposed reordering framework, the worst-case GPU L1 data cache miss
rate estimator uses the information of memory access addresses from the analyzer
introduced in Section 4.4.4 and the reordering scheme introduced in Section 4.4.5
to generate the sequence of global memory access addresses for a CUDA kernel.
This address sequence is used by the estimator to update the cache models with
different configurations to estimate the worst cache miss rate of the GPU L1 data
cache for this kernel. Since the sequence of L1 data cache accesses is predictable
under the control of the warp-based load/store reordering framework, the miss rate
estimator can statically analyze this sequence and generate accurate worst-case cache
miss estimation.
4.4.6.1

Limitation of the GPU L1 Data Cache Timing Analyzer

Although the proposed framework can achieve accurate GPU L1 data cache miss
rate with low performance overhead as our experiments indicate, not all types of
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GPU kernels can be analyzed by our worst-case data cache miss analyzer currently.
For example, GPU kernels with input-dependent branches and input-dependent data
references cannot be analyzed. Also, the proposed framework requires knowing the
loop upper bound statically, which is typical for WCET analysis.
4.5

Evaluation Results

4.5.1

Performance Results

Normalized Perfomrance Result
with 16K L1 Data Cache

default 16K

pure round-robin 16K

reordering 16K

200%
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140%
120%
100%
80%
60%
40%
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backprop gaussian

lud

nw

srad

Average

Fig. 18. Normalized Performance Results with 16KB L1 Data Cache.[14]

Figure 18 shows the normalized performance results (in terms of the total number of execution cycles) of 3 different GPU configurations with a 16KB L1 data
cache, which are normalized to the performance of the default configuration (i.e.
dynamic warp scheduling without load/store reordering). Our experimental results
show that the default warp scheduling has the best (average-case) performance as
expected. However, the warp-based load/store reordering has much less performance
overheads than the pure round-robin scheduling. This is because in the warp-based
load/store reordering, instructions other than loads/stores are still scheduled by the
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dynamic scheduling, which can dispatch a ready warp into execution faster than the
pure round-robin scheduling. An average, the proposed reordering framework can
achieve performance 24.4% better than that of the pure round-robin scheduling while
achieving time predictability for the GPU data cache.
Figure 19 shows the normalized performance results of different cache sizes. The
results are normalized to the performance results of the default configuration with
the 16KB L1 data cache. As shown in the results, the reordering scheme has much
better performance than the pure round-robin scheme and has only a small performance overhead compared to the default scheme without reordering for all these three
different cache sizes.
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Fig. 19. Normalized Performance Results with Different L1 Data Cache Sizes.[14]

4.5.2

GPU L1 Data Cache Miss Rate Estimation Results

Figure 20 shows the simulated and estimated GPU L1 data cache miss rate
results, which are normalized to the simulated miss rate, with a 16KB L1 data cache
in each SM. The results show that the proposed estimator, together with the channel38
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Fig. 20. Miss Rate Estimation Results with 16KB L1 Data Cache.[14]
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Fig. 21. Miss Rate Estimation Results with Different L1 Data Cache Sizes.[14]
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based reordering framework, can have very accurate estimation of the GPU L1 data
cache miss rate. Figure 21 shows the simulated and estimated GPU L1 data cache
miss rate results of 3 different cache sizes. The results show that the miss rate
estimator can provide accurate miss rate estimations in different cache sizes.
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CHAPTER 5

TIMING MODEL FOR STATIC WCET ANALYSIS OF GPU
KERNELS

5.1

Introduction
To achieve high average-case performance and throughput, modern GPUs main-

tains a massive number of active threads at the same time and uses a large number
of on-chip cores to schedule and execute among these threads. The scheduling among
the active threads is a dynamic behavior, which is very hard to analyze statically and
harms the predictability. Moreover, the dynamic scheduling among different threads
executing the same program code breaks the orders and relations of the instructions
and basic blocks. Therefore, the traditional static analysis methods cannot be applied to GPUs directly. Furthermore, the computing cores on a GPU chip are divided
into groups, which are connected to the memory partitions through interconnection
networks. The dynamic behavior of cores in competing for the memory resources is
also hard to predict statically.
Therefore, before applying GPUs to real-time applications, the time predictability of the GPU architecture needs to be improved and analyzed. To address this
problem, we proposed to employ the pure round-robin scheduling, which has predictable behaviors, as the scheduling policy, based on which we propose a worst-case
timing model for GPGPU programs. With the proposed timing model, a static analyzer, which can analyze the assembly codes of the GPGPU programs and give the
WCET estimations, is also built. The evaluation results show that the proposed
timing model and static analyzer can provide safe WCET estimations for GPGPU
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applications.
5.2

Related Work
The studies on performance analysis of GPU architecture and GPGPU applica-

tions [45][46][47][48] focus on building the performance and/or energy models. There
are also studies focusing on building and analyzing the performance model of a specific algorithm on GPU or heterogeneous platforms[49][50]. These studies mainly
focus on the models of average-case performance and/or using the model to identify
the performance bottleneck, while the performance model in this work focuses on the
WCET estimation.
There are also studies on the GPU warp scheduling policies[51][52] to improve the
efficiency in utilizing the computational resources and to access the memory in a more
friendly way, so that the performance is improved. However, the proposed scheduling
policy in this work focuses on improving the predictability of the GPU architecture.
The memory access reordering method we proposed in [53] regulates the order of
memory accesses to the GPU L1 data cache to improve the time predictability of the
GPU L1 data cache, while the proposed scheduling policy and analyzer in this work
focus on the timing model of the whole GPU system rather than just the L1 data
cache.
There are some studies on GPU WCET analysis[54][55] using measurement-based
methods, while the proposed WCET analysis method in this work is based on detailed
analysis of the GPU architecture and can give safe WCET estimations for GPU
kernels.
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5.3

GPU WCET Analysis with Predictable Warp Scheduling

5.3.1

Pure Round-Robin Scheduler Timing Model

The method we propose is to use the pure round-robin warp scheduling policy, so
that a timing model can be built for the execution of the warps in a GPU kernel. In
this scheduling policy, the scheduler must issue one instruction one warp, before moving to the next warp according to the order of warp IDs, as long as the current warp
is not waiting at a synchronization barrier. Therefore, based on the dependencies
between instructions, the PTX code of a GPU kernel can be divided into segments,
each of which has one instruction and are called Code Segment. The dependencies
between these code segments are decided by the contents of adjacent segments. The
instruction in one code segment cannot be issued until the source operand with the
longest latency is ready. Therefore, the latency between code segments can be estimated by the dependencies among the instructions and the execution latencies of
each instruction in a warp.

T00 ⇐ 0
Ti0 ⇐ Ti0 0 + LIi0 0 (i > 0)

(5.1)

i0 = (i − 1)

Tij ⇐ M AX(Ti0 k + LIi0 k , Tij 0 + LIij 0 + LEij 0 )
k = (i == 0) ? (j − 1) : j
i0 = (i == 0) ? (N − 1) : (i − 1)
j0 = j − 1
N : N umber of W arps
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(5.2)

Ti(end) = Tij last + LIij last + LEij last

(5.3)

W CET = M AX(T0(end) , T1(end) , ..., TN −1(end) )

LIinstArithmetic = (N <= Cpipeline ) ? 0 : LIStallArithmetic

(5.4)

LIinstM emory = (N <= Cpipeline ) ? 0 : LIStallM emory

LIStallArithmetic = Linitiation

(5.5)

LIStallM emory = Ncoal + Ncoal × NCompetingSM

LEinstArithmetic = Lengthpipeline + Linitiation + Lexecution
(5.6)

LEinstM emory = Lbase +
Lengthpipeline × (Ncoal + Ncoal × NCompetingSM )

LIij = 1 + LIinstij

(5.7)

LEij = LEinstij
Fig. 22 shows the scheduling of N warps (W0 to WN −1 ), each of which has a
certain number of code segments, with the pure round-robin scheduling policy. Tij
represents the time point when the GPU can start to issue the code segment j of warp
i. LIij is the latency of issuing the code segment j of warp i, while LEij represents
the execution latency of between segments. After initializing the starting issuing time
point of each warp by Equation 5.1, then the rest of the time points in the scheduling
can be calculated using Equation 5.2, which basically means that the time point
when one code segment in a warp can start to issue depends on the maximal latency
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between the latency of the execution the previous code segments in the same warp
and the latency of issuing the segments in other warps before the scheduler gets back
to this warp. For instance, the time point for the second second segment in W0 to
0
start to issue could be T01
in the figure, if LE00 is less than LI10 + LI20 + ... +

LI(N −1)0 . Based on this timing model, the estimated WCET is the time point when
all the warps finish the execution, as shown in Equation 5.3.
T00

W0
LI00

W1
T10

LI10

W2

T20

LE00
T01'
T01

T(N-1)0

LE10
LI01

LE20

T11
T21

LE01

…

LE21
LI12
T22

LE02

LE(N-1)0

T(N-1)1

T12

LI(N-1)0

LI21

LE11
LI02

WN-1

LI20

LI11

T02

…

LI(N-1)1

…
LE(N-1)1

LI22

LE12

…

…

LE22

…

T(N-1)2

LI(N-1)2
LE(N-1)2
…

…

Fig. 22. Timing Model of Pure Round-Robin Scheduling Policy
Fig. 23 shows an example of the WCET calculation based on this timing model
and Equation 5.1 to 5.3. Among the four warps, W0 has three code segments while
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the other warps have two. The latency values, i.e., LI and LE, of each warp are as
shown in the figure. Based on these latency values, the values of Tij of each code
segment in each warp can be calculated using Equation 5.1 and 5.2, as shown in the
figure. Finally, the Ti(end) of each warp and the WCET of this kernel are calculated
using Equation 5.3. As shown in the figure, since W1 finishes its execution the last
at cycle 31, the estimated WCET is 31 for this example.
W0
W1
T00 0
LI00 3 T
10 3
LI10 2
LE00 9
T01 12
LI013

LE10 8

T30 9
LI30 2

LE20 7

T11 15

LE30 10
T21 19

LE018

LI21 3

T31 22
LI31 2

LE11 12

LE02 4
30

W3

T20 5
LI20 4

LI11 4

T02 24
LI02 2

W2

LE21 5
27
T2(end)

LE31 6
30
T3(end)

T1(end)
31

Fig. 23. WCET Calculation Example

5.3.2

Code Segment Issuing and Execution Latency Timing Models

To use the timing model, the latencies of issuing and executing code segments in a
GPU kernel need to be estimated statically. Generally, the time needed to issue a code
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segment is related to the length of the code segment, if there is no stall in issuing any
instruction. But stalls can happen when the number of active warps, which decides
how many same type of instructions can be sent to the pipeline in a burst, is larger
than the capacity of a pipeline. Also, for the global memory instructions, how many
coalesced memory accesses one instruction has and how many SMs will compete
to access one memory partition affect both the issuing latency and the execution
latency. Therefore, we are interested in three things: the number of active warps, the
maximal and average numbers of coalesced memory accesses from one global memory
instruction, as well as the maximal and average numbers of competing SMs to access
a memory partition.

Number of Active Warps The pipelines in the simulator architecture under analysis can act as buffers for different types of instructions, since a certain number of
instructions can stay in the pipeline after being issued. In other words, as long as the
pipeline is not full, there will be no extra stalls in issuing. For arithmetic instructions,
the configurations of the number of operand collectors and the length of the initiation
buffer in function units decide how many instructions the pipeline can hold before the
stall happens, while the configuration of initiation latency determines how long the
stall is. The kernel analyzer checks whether the number of active warps is larger than
the capacity of the pipeline and adds the stall latencies to the code segment issuing
period according to the instruction types, as shown in Equation 5.4 and 5.5. For the
global memory instructions the following two values play more important roles in the
latency estimations.

Number of Coalesced Memory Accesses In a global memory warp instruction, different threads in the warp can access different memory addresses, which are coalesced
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together so that addresses belonging to the same 128-Byte memory space are merged
together. However, there is no guarantee that all the memory addresses can be coalesced into one. Therefore, there can be as many as 32 memory requests with different
addresses from one memory warp instruction. Since these memory requests need to
be sent out by the load/store unit one by one at each clock cycle, the number of
coalesced memory requests affects not only the issuing latency but also the execution
latency of the instruction, as shown in Equation 5.5 and 5.6. The kernel analyzer
gives both the maximal and average numbers of coalesced accesses in a GPU kernel.
The WCET analyzer can use either one depending on whether it targets hard or soft
real-time applications.

Number of Competing SMs Based on the interconnection model in GPGPU-Sim, it
is clear that different SMs may compete to access the same memory partition in the
memory system. In the simulated architecture, the requests from different SMs are
served in a round-robin order. Therefore, if there are M SMs trying to access the same
memory partition, the interval for two consecutive requests from the same SM to be
served is M-1 cycles. This latency can happen at every coalesced memory request, as
shown in Equation 5.5 and 5.6. Similarly, either the maximal or the average number
of competing SMs can be used in the WCET estimation.
Equation 5.5 calculates the possible stall latency in issuing an instruction. For
arithmetic instructions, if a stall happens, the latency equals to the initiation latency,
whose value is configurable for different types of instructions in the simulator. For
global memory instructions, if a stall happens, each coalesced memory access will
cause one cycle of stall by itself. Besides, since every coalesced memory access needs
to compete to access the global memory, the number of coalesced accesses needs to
multiply the possible number of competing SMs. Putting these two parts together,
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we have the possible stall latency for global memory instructions.
Equation 5.6 calculates the execution latency of instructions. The execution latency of arithmetic instructions equals to the length of the SP or SFU pipeline plus
the summary of the initiation and execution latencies. For global memory instructions, the baseline latency Lbase is the latency to access the global memory, which
every memory access needs to take. The other part in the equation represents the
latency for the instructions buffered in the pipeline before the current instruction is
sent out to the interconnection network.
Equation 5.7 calculates the LI and LE of a code segment. Adding the size of a
code segment SCodeSegij and the possible stall latency of the instructions of the code
segment, we have the issuing latency, while the execution latency is the maximal
execution latency among the instructions in the code segment.
…
add.s32
ld.global.u64
sub.s32
mul.wide.s32
…

%r3, %r2, %r1;
%r4, [%r3 + 0];
%r7, %r6, %r5;
%r8, %r4, %r7;

Code Segment 0
Code Segment 1
Code Segment 2
Code Segment 3

Fig. 24. Example of Timing Model of Code Segments
For example, in Fig. 24 the PTX code is divided into code segments for each
instruction, among which we focus on the first two. If in the configuration of the
GPU architecture the SP pipeline can buffer 8 instructions, e.g., add, sub, etc., and
the initiation and execution latencies of integer addition operation is 1 and 4 cycles
respectively and there are 16 active warps in a GPU kernel, the LI of code segment 0
in this example is 2 (SCodeSeg : 1, LIStallArithmetic : 1), while the LE of this code segment
is 13 (Lengthpipeline : 8, Linitiation : 1, Lexecution : 4). The LIinst and LEinst of the sub
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instruction are the same as the ones of add instruction in code segment 0. For the
ld.global instruction, assuming the number of coalesced memory accesses (Ncoal ), the
number of competing SMs (NCompetingSM ), the length of the pipeline for this type of
instruction (Lengthpipeline ) and the baseline memory access latency (Lbase ) are 8, 6,
5 and 200 respectively, the LIinst and LEinst of the ld.global instruction are 56 (8 +
8 x 6) and 480 (200 + 5 x (8 + 8 x 6)). Therefore, the LI and LE of code segment
2, in this example, are 59 (2 + 1 + 56) and 480 respectively. It should be noted that
there is no dependency between code segment 1 and code segment 2, in which case
the LE of code segment 1 is 0.
5.3.3

Static GPU Kernel Analyzer

GPU
Architecture
Configuration

Kernel
PTX
Code

Kernel
Inputs&
Hierarchy

Kernel Analyzer
Warp
Scheduling
Order
Generation

Number of
Coalesced
Memory
Accesses
Estimation

Number of
Competing
SMs
Estimation

Fig. 25. GPU Kernel Analyzer
The static kernel analyzer parses the PTX code of a GPU kernel to get the estimated value of the metrics in the equations in Section 5.3.2, as well as the scheduling
order of each warp, which is used to generate the code segments in the timing model.
The analyzer also needs the kernel inputs and the hierarchy configuration of the kernel
as inputs for the analysis. Fig. 25 shows the components in the analyzer.
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5.3.3.1

Warp Scheduling Order

Algorithm 4 shows how the scheduling order of a warp is generated. The analyzer
starts with the first instruction of the first basic block and parses each instruction
in the current basic block. The register values are updated with the arithmetic
instructions. The analyzer uses the immediate post-dominator [56] method to deal
with the branch divergence. When the analyzer reaches the last instruction of a basic
block, it checks whether it is a branch instruction. If it is a branch instruction and
there is branch divergence, then the analyzer finds the immediate post-dominator
basic block and pushes it, together with the not taken and then taken basic blocks, to
the reconvergence stack. If there is no branch divergence, then either the taken or not
taken basic block is pushed to the stack. If this last instruction of the current basic
block is not a branch instruction, the analyzer pops the top from the reconvergence
stack as the new current basic block. The analyzer appends every new current basic
block to the warp scheduling order and returns this trace when it reaches the end of
the kernel.
5.3.3.2

Number of Coalesced Memory Accesses

During the analysis process, the analyzer also collects the information of the
memory addresses used by each global memory instruction. For these instructions, the
memory access addresses of each thread in the warp are calculated based on the values
of the registers used by the kernel. All the memory addresses used by the threads
in a warp are coalesced together using Algorithm 5. The list of coalesced memory
addresses is appended to the result list AddrCoalAccessList, which contains lists of
coalesced memory addresses of each global memory instruction in the warp. Then
the analyzer gets the number (N ) of coalesced memory addresses for this instruction
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Algorithm 4 Warp Execution Trace Generation
1: procedure WarpExeTraceAna(Inputs, CFG, Block, Warp)
2: WarpExecutionOrder = []
3: ReconvergenceStack = []
4: NumCoalAccessList = []
5: AddrCoalAccessList = []
6: CurrentBB = FirstBB(CFG)
7: WarpExecutionOrder.append(CurrentBB)
8: INST = FirstInstruction(CurrentBB)
9: while INST is not Exit do
10:
if INST is arithmetic instruction then
11:
UpdateRegisterValue(INST, Inputs, Block, Warp)
12:
end if
13:
if INST is global load/store then
14:
CoalList = CoalescedAddrListGen(INST, Warp)
15:
AddrCoalAccessList.append(CoalList)
16:
N = SizeOf(CoalList)
17:
NumCoalAccessList.append(N)
18:
end if
19:
if INST is last of CurrentBB then
20:
if INST is branch then
21:
if Has Divergence then
22:
IPD = FindImmediatePostdominator(CFG, CurrentBB)
23:
ReconvergenceStack.push(IPD)
24:
ReconvergenceStack.push(NotTakenBB)
25:
ReconvergenceStack.push(TakenBB)
26:
else
27:
if Taken then
28:
ReconvergenceStack.push(TakenBB)
29:
else
30:
ReconvergenceStack.push(NotTakenBB)
31:
end if
32:
end if
33:
end if
34:
CurrentBB = ReconvergenceStack.pop()
35:
WarpExecutionOrder.append(CurrentBB)
36:
INST = FirstInstruction(CurrentBB)
37:
else
38:
INST = NextInstCurBB()
39:
end if
40: end while
41: Return WarpExecutionOrder, NumCoalAccessList, AddrCoalAccessList
42: end procedure
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and appends it to the result list NumCoalAccessList of this warp. At the end, the
analyzer returns the warp execution trace, the list of numbers that represent the
number of coalesced memory accesses, and the list of address lists of each global
memory instruction in this warp. The same process is done for every warp and all
the results are collected together to calculate the maximal and average numbers of
coalesced accesses of the GPU kernel respectively.
Table 2. Example of Number of Coalesced Memory Accesses
I0

I1

I2

I3

W0

16

20 4

6

W1

8

1

8

W2

12

30 10 2

6

For instance, if there are 3 warps (W0−2 ) and each warp has 4 global memory
instructions (I0−3 ) and the number of coalesced memory accesses of each instruction is
as shown in Table 2, the maximal and average numbers of coalesced memory accesses
are 30 and 11 respectively1 .
5.3.3.3

Number of Competing SMs

Algorithm 6 shows how the kernel analyzer estimates the possible number of
competing SMs that may access the same memory partition at the same time. Based
on the memory addresses each warp instruction uses, the analyzer builds a vector for
every global memory instruction in every SM. This vector represents the distribution
of the memory addresses among the memory partitions from a certain instruction on a
certain SM. For instance, if there are 3 memory partitions and, from one instruction I
on SM s, there are 5 memory addresses used, among which 2 addresses go to partition
1

The exact average value is 10.25, which is rounded to 11 using ceiling.
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Algorithm 5 Coalesced Addresses Generation
1: procedure CoalescedAddrListGen(I, W )
2: CoalAddrList = []
3: for Each Thread Ti ∈ W do
4:
if CheckAcitve(Ti ) then
5:
CurAddr = GetAddr(Ti , I)
6:
Coalesced = F alse
7:
for Each Address Aj ∈ CoalAddrList do
8:
if Coalesce(CurAddr, Aj ) then
9:
Coalesced = T rue
10:
Break
11:
end if
12:
end for
13:
if Not Coalesced then
14:
CoalAddrList.append(CurAddr)
15:
end if
16:
end if
17: end for
18: Return CoalAddrList
19: end procedure
0 and 3 addresses go to partition 2, then the distribution vector is [2,0,3]. As shown
in the algorithm, there is one such vector for every global memory instruction in every
SM, i.e., MemPtnAccVector is a 2D array of such a kind of vectors. Two metrics are
calculated using this vector.
The first metric represents the unevenness of the distribution. The Distance2Center
function calculates the Euclidean distance between the vector of the address distribution and the vector that represents an even distribution (called center in the algorithm). This distance is a metric that indicates how uneven the distribution to
different partitions is. The larger the distance is, the more uneven the distribution
is and thus the more possibly SMs compete for the same partition. For example, the
center (the even distribution) vector of 3 memory partitions is [1, 1, 1]. Then, for
the aforementioned distribution vector [2, 0, 3], the normalized vector is calculated
by dividing each element in the vector by the average value of all elements, i.e., 5/3,
resulting [1.2, 0, 1.8]. The Distance2Center then returns the distance between [1.2,
0, 1.8] and [1, 1, 1], which is 1.29.
Another metric is the Euclidean distance between the distribution vector of one
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Table 3. Example of Memory Partition Access Distributions
I0

... ... ...

SM0

[2, 0, 3] ... ... ...

SM1

[2, 0, 2] ... ... ...

SM2

[1, 3, 1] ... ... ...

instruction on one SM to the distribution vector of the same instruction on other SMs,
named as D2OtherSM in the algorithm. The smaller the value of D2OtherSM is, the
more similar the address distributions from two SMs (s and s’ ) are. If the distance is
0, we have the same distributions and then the number of possibly competing SMs is
increased by 1, as show on line 9, where the MaxDistance means the maximal distance
of two vectors, whose distributions all focus on single but different partitions, e.g.,
[5, 0, 0] and [0, 0, 4]. This is a constant value according to the total number of
√
SMs; if there are M SMs, MaxDistance is (M − 1) 2. With the same aforementioned
example, if there are 3 SMs and the distribution vectors of the same instruction on
the other 2 SMs are [2, 0, 2] (SM1 ) and [1, 3, 1] (SM2 ), as shown in Table 3.
Then, for the distribution vector [2, 0, 3] from SM0 , the Distance2Vector function
calculates the distance between this vector and those vectors from the other 2 SMs.
Similar to the Distance2Center function, the Distance2Vector function normalizes
the vector by the average value and then calculates the Euclidean distance between
the two normalized vectors, i.e., the results of Distance2Vector([2, 0, 3], [2, 0, 2])
and Distance2Vector([2, 0, 3], [1, 3, 1]) are 0.42 and 2.2 respectively. This indicates
that SM0 and SM1 have similar distribution in accessing the memory partitions, i.e.,
it is highly possible that they compete to access the same partition.
Then the number of possible competing SMs (CompetingSM ) and the distance
to the center (D2Center ) are compared to heuristic thresholds, i.e., TCompetingSM
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and TD2Center , to decide whether the number of possible competing SM of current
instruction counts to the final result (line 11). After all the instructions are analyzed
for all the SMs, an average value of the number of competing SMs is returned and
used in the calculation in Equation 5.5 and 5.6. The maximal value of the number
of competing SMs is the number of active SMs minus one. The reason that heuristic
thresholds are used is that the behaviors of different SMs are basically independent
of each other and, therefore, their interactions are very hard to predict statically. So,
we use these heuristic threshold values to estimate the average degree of competing
among SMs. The heuristic values used in this work are 13 for TCompetingSM and 0.5 for
TD2Center , for the architecture configuration with 15 SMs and 12 memory partitions.
It should be noted that we do not claim the WCET estimation with the average
degree of competing SMs to be a safe upper bound, while the WCET estimation with
the maximal number of possible competing SMs can be considered as the safe upper
bound.
Algorithm 6 Average Number of Competing SMs
1: NumCompetingSM = []
2: for Each I in all load/store instructions do
3: for Each s in all SMs do
4:
D2Center = Distance2Center(MemPtnAccVector[I][s])
5:
CompetingSM = 0
6:
for Each s’ in all the rest SMs do
7:
D2OtherSM = Distance2Vector(MemPtnAccVector[I][s],
8:
MemPtnAccVector[I][s’])
9:
CompetingSM += (MaxDistance - D2OtherSM)/MaxDistance
10:
end for
11:
if CompetingSM ¿ TCompetingSM or D2Center ¿ TD2Center then
12:
NumCompetingSM.append(CompetingSM)
13:
else
14:
NumCompetingSM.append(0)
15:
end if
16: end for
17: end for
18: Return average(NumCompetingSM)
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Table 4. Estimated Average and Maximal Number of Coalesced Accesses and Competing SMs
Benchmark
Avg. Coalesced Access
Max. Coalesced Access
Avg. Competing SMs
Max. Competing SMs

5.4

gsn
k1
22
32
0
0

gsn
k2
7
8
10
14

nw
k1
3
16
7
14

nw
k2
2
16
5
14

cfd
k1
1
1
7
14

cfd
k2
1
1
7
14

lud
k1
2
2
10
14

srad128
k1
2
2
9
14

srad128
k2
2
2
9
14

srad512
k1
2
2
13
14

srad512
k2
2
2
13
14

Evaluation Results
Fig. 26 shows the normalized estimated WCET of the simulated GPU architec-

ture with and without the perfect memory configuration. With the perfect memory
configuration, every memory request just takes one cycle after it has arrived at the
load/store unit and does not go to the memory partitions through the interconnection
network. Therefore, with this configuration, no latency in the memory system contributes to the performance or the estimated WCET. The estimated WCET results
with the perfect memory configuration is normalized to the simulation performance
results with the same configuration.
The normalized estimated WCET results with normal memories in Fig. 26 are
the estimated WCET results when the simulator and the WCET analyzer use a
normal memory system model, in which memory requests further go to different
memory partitions through the interconnection network after they arrived at the
load/store unit. These estimated WCET results are normalized to the simulation
performance results with the normal memory system configuration. The results show
that generally with a perfect memory model, the estimator has tighter estimations,
compared to that with a normal memory model. This is because the predictability
within an SM, when no interference from other SMs needs to be considered, is better
than the predictability when the interconnection network is included in the model and
the interferences from other SMs need to be considered. It should be noted that the
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average values of the number of coalesced memory accesses and the average number
of competing SMs are used in getting the estimated WCET results in Fig. 26 and
the estimated WCET results are normalized to the simulated performance with and
without perfect memory respectively. Therefore, the overestimation in the estimated
WCET with normal memory can be smaller than the overestimation in the estimated
WCET with perfect memory, e.g., in benchmark gsn k1 and cfd k2.

Normalized Estimated WCET with
Perfect Memory and Normal Memory

w/ Perfect Memory

w/ Normal Memory

180%
160%
140%
120%
100%
80%
60%
40%
20%
0%

Fig. 26. Normalized Estimated WCET with and without Perfect Memory Model
Fig. 27 shows estimated WCET results of the estimator using different combinations of the estimated number of coalesced memory accesses and the number of
competing SMs. Since there are two types of estimated values for each metric, i.e.,
the average and the maximal, there are four groups of estimated WCET results. In
the kernel k1 of the gsn benchmark, only one SM is active in the execution. Therefore, both the average and the maximal number of competing SMs are 0. In all the
other kernels all the SMs are active. Therefore, the maximal number of competing
SMs is 14, since there are 15 SMs in the configuration. As shown in the results, the
estimator has the lowest overestimation when the average values are used in both
metrics. The overestimation increases when the maximal estimated value in either or
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both of the metrics is used. The estimated average and maximal values of the number
of coalesced accesses and competing SMs are shown in Table 4. When the difference
between the average and maximal values is small or when they are the same, the
increase in the overestimation is small. But, when the difference grows, the overestimation increases. For example, in the gsn k2 and nw, both the number of coalesced
access and the number of competing SMs are different in average and maximal values
and, as a result, the overestimation is huge when the maximal value is used. For the
two hierarchy configurations in the srad benchmark, the srad128 has less estimated
average number of competing SMs than srad512, since there are less active warps per
SM in the srad128. Therefore, when the maximal values are used, the overestimation
in srad512 is less then in srad128, since the estimated average value is closer to the
maximal one. For hard real-time applications, the maximal estimated values of these
two metrics should be used, while for soft real-time applications, the average values

Normalized Estimated WCET

can be used.
Both Average

Max Number of Coalesced Memory Accesses

Max Number of Competing SMs
316% 271%
219% 471% 471%

Both Max
224%

200%
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140%
120%
100%
80%
60%
40%
20%
0%

Fig. 27. Normalized Estimated WCET with the Maximal and Average Numbers of
Coalesced Accesses and Competing SMs
Fig. 28 shows the normalized average-case performance results of the pure roundrobin scheduling policy and the default loose round-robin policy in GPGPU-Sim.
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GPUs rely on the warp scheduler to switch the execution among active warps to hide
the latency of stalled warps. In the proposed pure round-robin scheduling policy, the
scheduler tries to issue one instruction for a warp as long as the warp is not waiting
at a synchronization barrier. However, this can introduce performance overhead due
to missing some of the opportunities of hiding latency. As shown in Fig. 28, on
average the performance overhead is about 50%, which we consider as the trade-off

Normalized Average‐Case Performance

for predictability.
Loose Round‐Robin
160%
140%
120%
100%
80%
60%
40%
20%
0%

Pure Round‐Robin

162%

168% 192% 177% 213%

Fig. 28. Normalized Average-Case Performance Results of Loose Round-Robin and
Pure Round-Robin Scheduling Policies
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CHAPTER 6

STATIC WCET ANALYSIS ON LAST LEVEL DATA CACHE IN
INTEGRATED CPU-GPU ARCHITECTURE

6.1

Introduction
While GPUs are used as powerful accelerators, CPUs are also increasingly con-

sidered and used as coprocessors, rather than just the host cores that simply launch
tasks to GPUs and are not involved in computing. Such integrated CPU-GPU architectures exploit the unique strengths of both types of Processing Units (PUs) as well
as the shared resources to further improve the performance, compared to a GPU- or
CPU-only system. For instance, seven out of the top ten Green500 supercomputers
use both CPUs and GPUs[57], i.e., Heterogeneous Computing Systems.
In a heterogeneous architecture, CPUs and GPUs can have separate memory
spaces and can be connected together through a Peripheral Component Interconnect Express (PCIe) bus, which is referred as a discrete system. GPUs and CPUs
transfer data back and forth through the PCIe bus in such a system, which requires
programmers to manage the data needed by both CPUs and GPUs and can introduce performance overheads. As a result, the integrated CPU-GPU architecture is
proposed and implemented to allow the CPUs and GPUs to share the same memory space and avoid such data transfer, e.g., AMD’s Accelerated Processing Units
(APUs)[58].
In embedded applications and systems, such a kind of heterogeneous architectures
has become popular as well. For instance, the big.LITTLE technology [59] combines
high-performance cores and energy-efficient cores to achieve power-optimization while
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delivering peak-performance capability. Also, by the integration of GPU and CPU
architectures, the Tegra [3] processors bring the general-purpose GPU computing
power to the embedded systems.
In real-time systems, it is very promising to exploit the computing power of
the integrated CPU-GPU architecture as well. However, the issues of the timepredictability in such systems need to be addressed first. One of the problems is
the estimation of the behavior of the shared Last Level Cache (LLC) in such an integrated architecture, since it is shared by both the CPU and GPU and can affect
the WCETs of both. Therefore, we propose to first explore the WCET analysis of
the shared data LLC in the integrated architecture, the analysis results of which are
then used in estimating the WCET of the GPU kernels.
6.2

Related Work
For WCET analysis of the multicore architecture, page coloring and locking tech-

niques are studied and used to reduce or remove the conflicts between different cores
in the LLC[60][61][62], so that the time-predictability can be improved. Hardware
supports are proposed in [63] to guarantee an upper bound delay for hard real-time
tasks in multicore systems, while the Time Division Multiple Access shared bus access scheme is proposed in [64] to enable the static shared bus scheduling and shared
cache conflict analysis.
Research efforts have been made on partitioning and/or scheduling tasks or specific algorithms on heterogeneous architectures, based on the relative performance of
different processing units and/or the characteristics of different subtasks [65][66][67][68].
Some studies focus on the compiler-level methods to automatically generate the programs for heterogeneous systems[69][70], while others propose programming frameworks to utilize the resources[71][72]. Comparisons between the discrete and inte62

grated CPU-GPU architectures show that the integrated architecture can help to
reduce the performance and/or energy overheads [73][74][75]. However, few studies
focus on the time-predictability issues of the integrated CPU-GPU architectures.
6.3

Reuse Distance
The analysis method proposed in this work is based on the Reuse Distance theory.

The metric of Reuse Distance [76] can be used to analyze the cache behaviors in CPU
or GPU programs[77][78]. For set-associative cache memories, the reuse distance of
a cache access A can be defined as the number of unique cache accesses that are
mapped to the same cache set with A but with different tag values from A since the
last access of A. For the very first access to a certain address, the reuse distance is
infinity. Assuming the associativity is N, in an LRU cache, a cache access with the
reuse distance less than N will be a hit, otherwise it will be a miss.
Table 5. An Example of Reuse Distance.[76]
Access

0

1

2

3

4

5

6

7

Address

A

B

C

D

A

C E

B

Reuse Distance

∞ ∞

∞ ∞ 3

2

∞

4

For instance, Table 5 shows a sequence of memory accesses with the addresses
of A to E, which map to the same cache set but with different tag values. The
reuse distance values of each access are as shown in the table. Accesses 0 to 3 with
addresses A, B, C and D have the reuse distance of infinity, since they are all the
very first access of that address. So is the access 6 with address E. Accesses 4 with
addresses A has the reuse distance of 3, since there are accesses with 3 unique different
addresses (B, C, D) between access 0 and access 4. Similarly, access 5 and 7 have
the reuse distance values of 2 and 4 respectively.
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6.4

Shared LLC Analysis

6.4.1

The Integrated CPU-GPU Architecture Under Analysis

In this work, the gem5-gpu [16] simulator is used as the target architecture under
analysis. The default architecture of the gem5-gpu simulator is shown in Fig. 29,
where the CPU and GPU both have its own LLC and then connect to the off-chip
memory.

GPU
Core

......

GPU
Core

CPU
Core

......

CPU
Core

L1I L1D . . . . . . L1I L1D

L1I L1D . . . . . . L1I L1D

L2

L2

GPU

CPU
DRAM

Fig. 29. The Default gem5-gpu Simulator Architecture
To support the shared LLC between GPU and CPU, the memory system in the
simulator is modified as shown in Fig. 30, where there are LLCs for instructions and
data before going out to the off-chip memory. It should be noted that the LLC is
usually used for both instruction and data. However, since the focus of this work
is to analyze the shared last level data cache, the LLCs in the target architecture is
separated into instruction and data as shown in the figure.
6.4.2

Simple Shared Data LLC Analysis Method

Knowing the order of the memory accesses to the cache is important in using
the reuse distance to predict cache hit and miss. In the example of the sequence of
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GPU

L1I L1D . . . . . . L1I L1D
CPU

L2I

L2D

DRAM

Fig. 30. The Modified gem5-gpu Simulator Architecture With Shared LLC
memory access addresses in Table 5, if the access order between access 3 and 4 is not
for sure, i.e. access 4 with address A can possibly be either before or after access 3
with address D, the reuse distance of access 4 with address A then can be either 2 or
3. If there are many accesses whose access order to the cache can not be known for
sure, there can be many possibilities in the reuse distance results.
In the worst-case timing analysis for caches, the maximum reuse distance of
each access to the cache needs to be estimated, so that it can be compared with the
associativity of the cache to predict whether the access is a hit or not. For instance,
in Table 5 if the access order of the accesses 4 to 7 is not known, access 4 in the
table can become the last access in the sequence, in which case the reuse distance of
this access will be 4 rather than 3 of its current position. If the associativity of the
cache under analysis is 4, the change of the reuse distance calculation from 3 to 4 will
make the prediction of this access from hit to miss. This shows how the uncertainty
in the access order can lead to overestimation in cache miss rates.
Unfortunately, for the shared data LLC in the integrated CPU-GPU architecture,
the order of accesses from different CPU and GPU cores to the shared LLC is hard
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to predict statically. This is because the executions of the GPU kernels and the
CPU programs are independent of each other. In other words, while the order of the
accesses from the same GPU or CPU core can be analyzed and predicted statically
based on the content of the code, the orders of the accesses among different cores are
mostly based on the run-time execution and warp/thread scheduling.

T0

T1

Core 0

Core 1

Core 2

C0_A

C1_A

C2_E

C0_B

C1_D

C2_B

C0_C

C1_C

C2_D

C0_D

C1_E

C2_A

C0_A

C1_A

C2_C

C0_C

C1_B

C2_B

C0_B

C1_D

C2_A

C0_E

C1_C

C2_D

…...

…...

…...

Fig. 31. Example of Accesses From Different Cores
Fig. 31 shows an example of how the accesses to shared LLC from different cores
can affect the estimation of the reuse distance of one access. There are three cores
0 to 2, each of which has a sequence of accesses to the shared LLC as shown in the
figure. The reuse distance, for instance, of the access C0 C on Core 0 at the time
point T1 depends on the accesses that happen between the time point T0 and T1.
If there is only one core, then the accesses in the gray area in the column Core 0 are
enough to predict the reuse distance and the hit/miss results. However, there are 2
other cores which access the shared LLC simultaneously and independently. In this
case, to find the safe upper bound of the cache miss rate, all the accesses in the gray
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area under the three columns need to be considered as the possible accesses to the
shared LLC between time point T0 and T1. Obviously, this analysis method simply
takes all the accesses from other cores and the accesses in between from the current
core to estimate the worst-case reuse distance. Therefore, it is referred as the Simple
method. It should be noted that that the addresses of memory accesses are calculated
statically as described in Section 4.4.4.
Table 6. Shared Data LLC (512KB) Miss Rate Estimations of the Simple Method
GPU Kernels
Actual Number of Misses
Estimated Number of Misses
Total Number of Access
Actual Miss Rate
Estimated Miss Rate

1
304
372
670
45.4%
55.5%

2
608
737
1292
47.1%
57.0%

3
643
2330
3228
19.9%
72.2%

4
2311
12499
12499
18.5%
100.0%

5
521
1641
2609
20.0%
62.9%

6
2084
7610
11363
18.3%
67.0%

7
3179
15514
15514
20.5%
100.0%

8
24816
55524
55524
44.7%
100.0%

Table 6 shows the miss rate estimation results using the Simple method. These
results are from 8 GPU kernel benchmarks running on the gem5-gpu simulator with
a shared data LLC of 512 KB. The cache line size is 128B and the associativity is
32. The simulator is configured to have 15 GPU SMs (Streaming Multiprocessors)
and 1 CPU core. The results show that, except for the first two GPU kernels, the
overestimation in the miss rate is very high. This is because all the accesses from other
cores are considered as possible conflicting accesses in estimating the reuse distance.
We also find that the first two benchmarks have less overestimation because they have
much less total numbers of accesses than the others.
6.4.3

Access Interval Based Shared Data LLC Analysis Method

Although the Simple method introduced in Section6.4.2 is straightforward and
easy to implement, the overestimation can be very high. The major reason is that
too many accesses from other cores are considered as possible conflicts. Based on the
comparison between the results of first two kernels and the others, the results indicate
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Fig. 32. Architectural Extensions for Access Interval Regulation
that limiting the number of total accesses in reuse distance and hit/miss estimation
may help to reduce the overestimation.
Due to the large number of GPU SMs in the integrated architecture, the number
of possible conflicting LLC accesses can be significantly overestimated. To address
this problem, we propose the Access Interval based analysis method to enable tighter
WCET analysis of the data LLC in the integrated CPU-GPU without significant
impact on the average-case performance. Some architectural extensions are needed
in this Access Interval based method, as shown in Fig. 32. Specifically, each core
in the system will be assigned with a quota of the number of accesses that this core
is allowed to send to the shared LLC during each access interval. If the quota is
reached, the path of sending accesses to the shared LLC is throttled. When all the
active cores have reached the quota, the coordinator resets the access counter and the
next interval begins.
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Fig. 33. Example of Access Interval Based Method
Fig. 33 shows a simple example to illustrate the access interval based method.
In this example, the quota of each access interval is set to 2 accesses. Then, for
the estimation of the access C0 C in the interval k+3, the interval that this access
belongs to is set as the End Interval. The interval that has the latest previous access
to the same cache line is set as the Start Interval, e.g. interval k+1 in this example.
Then the possible conflicting accesses are the accesses from the Start Interval and
End Interval from all the cores, except (1) the accesses from the core that has the
latest previous access and that are also earlier than the latest previous access in the
Start Interval and (2) the accesses from the core that has the access under analysis
and that are also later than the access under analysis in the End Interval. In this
example they are the accesses in the gray area.
It should be noted that the latest previous access to the same cache line can be
from other cores, and the Start Interval should be set accordingly, as shown in Fig.
34. This example assumes that the access C1 E is the latest previous access of the
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Fig. 34. Example of Access Interval Based Method
access C0 E. Then the possible conflicting accesses are as shown in the gray area in
the figure.
The comparison between Fig. 31, 33 and 34 shows that the number of possible
conflicting accesses is largely reduced by the Access Interval based method. Therefore,
this Access Interval based method is likely to lead to a much tighter WCET estimation
for the data LLC of the integrated CPU-GPU. Also, since different SMs execute the
same GPU kernel code and, thus, generally have similar access patterns to the memory
system (e.g. when memory access happens along the kernel execution), the overhead
introduced by this Access Interval based method is expected to be small, i.e. it does
not significantly impact the performance of the system, as shown by the evaluation
results.
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6.5

WCET Analysis of GPU Kernels with Shared Data LLC Estimation
Results
With the shared data LLC analysis method based on the Access Interval tech-

nique that is proposed in Section 6.4, the WCET timing model in Chapter 5 can be
improved to analyze a GPU system with L1 and L2 data caches, which is a more realistic system compared to the system assumption without caches in Chapter 5. The
LEinstM emory in Equation 5.6 represents the latency to access the memory system.
Under the assumption that there is no L1 or L2 data cache, the LEinstM emory needs to
cover the latency of accessing the off-chip memory (Lbase ) and the stall latency caused
by the interconnection of the network-on-chip (NoC) for every instruction. However,
based on the hit/miss prediction results, the LEinstM emory value of each memory instruction can be set with different values, according to whether it is predicted to be
a hit or miss. Specifically, in the memory system with L1 and L2 data caches, the
value of LEinstM emory can be set to the latency of a L1 hit, a L2 hit or a L2 miss. It
should be noted that, besides the latencies of accessing the different levels of caches,
there is still some latencies caused by the NoC in the system. However, since the
focus of this work is the shared data LLC, it is assumed that the latency of the NoC
is known, which will be explained in details in Section 6.6.1. It also should be noted
that the other parts of this timing model is not affected by the integration of the
cache hit/miss estimations.
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6.6

Evaluation Results

6.6.1
6.6.1.1

Experimental Methodology
Simulator

As mentioned in Section 6.4.1, the gem5-gpu [16] simulator is used to implement
and evaluate the proposed methods. The gem5-gpu simulator integrates the simulators of GPGPU-Sim [15], which simulates the GPU cores and executes the GPU
kernels, and the gem5 [79], which simulates the CPU cores, executes the CPU code
and launches the GPU kernels to the GPGPU-Sim simulator.
Table 7. Configurations of the gem5-gpu Simulator
Number of SMs
Number of CPU Cores
GPU SM Clock Cycle
CPU Core Clock Cycle
L1 Data Cache Size
L1 Cache Line Size
L1 Cache Associativity
L2 Data Cache Size
L2 Cache Line Size
L2 Cache Associativity
L1/L2 Cache Replacement Policy
GPU Warp Size
GPU Warp Scheduling Policy
Max Number of Active Warps
Max Number of Active Blocks

15
1
500 Ticks
500 Ticks
64KB
128B
4
256KB/512KB/1024KB
128B
32
LRU
32
Pure Round-Robin
48
8

Table 7 shows some of the basic configuration values of the gem5-gpu simulator.
Since the focus of this work is the analysis of the shared data LLC and its impact
on GPU kernel analysis, the CPU part in the system is relatively simple with 1 CPU
core, while there are 15 GPU SMs. The periods of one clock cycle for the GPU SM
and GPU core are set to 500 ticks. One tick is the basic cycle at which the whole
simulator cycles. There is an L1 data cache for each GPU SM and CPU core, with the
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size, the cache line size and associativity as shown in the table. There are separate
instruction caches, which are modified and configured as perfect caches (as this work
focuses on analyzing the data LLC). All the caches use the LRU replacement policy.
To enable the static timing analysis, the Pure Round-Robin warp scheduling policy
is used. The other basic configurations for the GPU SMs are shown in the rest of
the table, which basically follows the configuration for the Fermi architecture [17]
in the GPGPU-Sim simulator. Although the simulated GPU architecture is an early
version of the CUDA architecture and does not have the recent advanced architectural
features, such as dynamic parallelism, the simulated architecture has the fundamental
GPGPU architecture components, which are the major architectural parts in every
architecture version and critical parts for applying GPGPU to real-time computing.
6.6.1.2

Benchmarks

The GPU kernels used in the evaluations are from the Rodinia [31] benchmark
suite. Table 8 shows the names of the GPU kernel benchmarks and the sizes of
the inputs to the kernels. The names k1-10 are used in Section 6.6.2 to refer to
these benchmarks. It should be noted that, although the Rodinia benchmark suite
is not one that is specially collected and set for the real-timing computing, there
is not any GPGPU real-time benchmark available that is shared and used publicly
by researchers. Therefore, the Rodinia benchmark suite, though being a GPGPU
benchmark suite, is used in this work, since it is already widely used in GPGPU related
studies and can represent some characteristics of the real-time GPGPU computing
applications.
With the access interval method, extra delays can be introduced in accessing the
LLC, which can lead to performance overhead. To measure this, each benchmark is
executed with out the access interval regulation first to get the baseline performance
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results. Then, with the access interval enabled, each benchmark is executed again
to get the performance results with possible performance overhead and the results of
the actual miss rate in the shared data LLC, which the estimated LLC miss rate is
compared with.
Table 8. Benchmarks
k1
k2
k3
k4
k5
k6
k7
k8
k9
k10

6.6.1.3

Benchmark Name
cfd1
cfd2
gaussian
gaussian
lud
lud
nw
nw
srad
srad

Input Size
4096
4096
128
256
128
256
1024
2048
128
256

Assumptions

Since the focus of this work is the analysis of the shared data LLC in the GPUCPU system and its impact on the GPU kernel WCET estimation, the following
assumptions are made.

Instruction Caches. To separate the impact of the accesses for instruction contents
from the memory system. Each SM and CPU core has its own ideal L1 instruction
cache, the accesses to which always result in hits. Therefore, only data accesses go to
the shared LLC in the memory system.

L1 Data Cache Miss Rate. The hit and miss results of the L1 data caches in the
system are assumed to be known by profiling method, so that the sequences of the
accesses to the LLC from each SM or core can be generated for the LLC analysis.
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Memory Accesses From CPU. For the memory accesses from CPU cores, profiling
is used to get the sequence of memory accesses to the LLC as well as the information
of which access interval a certain memory access belongs to.

Memory Access Latencies. Modeling the latencies of accessing different levels in the
memory system is not part of this work, therefore the profiling method is used to get
the longest latencies of L1 hit, L2 (LLC) hit and miss.
6.6.2
6.6.2.1

Experiment Results
Shared Data LLC Miss Rate Estimation Results

Actual Miss Rates and Estimated Miss Rates of 512kB LLC
120%
100%
80%
60%
40%
20%
0%
k1

k2

k3

k4

k5

Actual Miss Rate 512KB
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k9

k10

Est. Miss Rate 512KB

Fig. 35. Miss Rate Estimation Results of a 512KB LLC
Fig. 35 shows the actual and estimated miss rate results of a 512KB LLC.
The results show that, for different actual miss rates across the benchmarks, the
proposed estimation method can provide a safe upper bound, among which only k6
has relatively higher overestimation.
Fig. 36 shows the actual and estimated miss rate results of 3 different LLC sizes,
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including 256KB, 512KB and 1024KB. As shown in the figure, for most of the kernels
the overestimation reduces as the LLC size increases. For example, the overestimation
in k3 reduces from over 100% with 256KB LLC to less than 1% with 1024KB LLC.
This is because that a larger LLC has more cache sets and hence the number of
possible conflicting accesses that are mapped to the same set is reduced, which leads
to a tighter estimation of reuse distance values.
Actual Miss Rates and Estimated Miss Rates
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Fig. 36. Miss Rate Estimation Results of Different LLC Sizes
Fig. 37 shows the normalized performance results of the benchmarks with 3 different LLC sizes. The results are the execution cycles of the GPU kernel benchmarks
with the access interval normalized to the execution cycles without the access interval regulations. The performance overhead in k6 is higher than the others, because
synchronizations are used in this kernel, together with which the access interval regulations lead to longer delays for warps to reach the synchronization barriers. As shown
in the figure, the average performance overhead is less than 8%, which is not prohibitive considering the benefit of much tighter timing analysis. The average results
are the geometric means of the results of the benchmarks.
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Normalized Performance Overhead
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Fig. 37. Normalized Access Interval Method Performance Results of Different LLC
Sizes
6.6.2.2

WCET Estimation Results of GPU Kernels

Fig. 38 shows the normalized performance results of the benchmarks with different shared data LLC caches. The numbers of execution cycles are normalized to
those with a 256KB LLC for each benchmark. As shown in the figure, some benchmarks benefit from larger cache sizes, while some don’t. Part of the reason is that
for some benchmarks, larger LLC does not necessarily result in lower miss rate. For
those that have smaller LLC miss rate with larger LLC sizes, e.g. k7, k8 and k9, the
performance is well improved.
Fig. 39 shows the normalized performance and WCET estimation results with
different shard LLC sizes. The performance and estimation results in the figure are
normalized to the actual performance results with a 256KB shared data LLC for
each benchmark. The results show that high overestimation in the LLC miss rate
can result in high overestimated WCET result, such as k6 with more than 140% in
overestimation of LLC miss rate and more than 35% overestimation in WCET with
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Normalzied Performance Results of Different LLC Sizes
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Fig. 38. Normalized Performance Results of Different LLC Sizes
a 256KB LLC.
Normalized Perforamnce and WCET Estimation Results of
Different LLC Sizes
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Fig. 39. Normalized WCET Estimation Results of Different LLC Sizes
It should be noted that the overestimation is also related to the ratio between
the maximum and the average latencies of accessing different levels of the memory
system. For example, although the overestimation of the LLC miss rate is very low for
benchmark k7 and k8 as shown in Fig. 36, the overestimation in WCET is high (35%
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to 40%). This is because the ratio between the maximum and average latencies in
accessing the off-chip memory is around 2.5 for these two benchmarks while this ratio
is below 1.5 for other benchmarks, and the WCET analyzer has to use the maximum
latency for every access in the estimation.
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CHAPTER 7

CONCLUSIONS

GPUs are no longer just used as accelerators for graphics computing. The parallel
computing capability and high throughput of GPUs have put them into all kinds of
general-purpose computing applications. Such potentials of GPUs make it promising to apply GPUs to real-time applications as well, where, however, good timepredictability characteristic is critical for the purposes of safety and reliability of the
system. Nevertheless, the current architectural features in GPUs are designed for the
improvement of average-case performance, rather than time-predictability. Therefore,
the research topics in this dissertation focus the analysis and improvement of GPUs,
so that they can be safely applied to real-time applications.
7.1

Profiling-Based GPU L1 Data Cache Bypassing
Cache memories are widely used to decrease the performance gap between pro-

cessor/core and physical memory. The different programming and execution models
in GPUs, however, generate different access patterns to the cache memory in GPUs.
Specifically, memory accessing by coalescing different requests from different warps
leads to the issue of memory access and traffic efficiency. The profiling results of some
GPU kernel benchmarks show that, in GPGPU applications/kernels, there can be a
large percentage of data that is never reused or only reused for very few times. It is
also shown that sometimes not all the data in a coalesced memory transfer is useful
(low utilization rate), which leads to unnecessary memory traffic. Based on such observations, a profiling-based method is proposed to identify the memory accesses with
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low utilization rate and a small number of reuse times and to let such accesses bypass
the GPU L1 data cache. The experiment results show that the proposed method can
effectively reduce the memory traffic and improve the performance, which indicates
that the proposed method can use GPU L1 data caches in a more effective way.
7.2

Warp-Based Load/Store Reordering for Time-Predictability Improvement
Cache memories are known as harmful to the time-predictability characteristic of

a system. Furthermore, the dynamic behaviors, such as dynamic warp scheduling, can
make the behavior of a GPU kernel even harder to analyze statically. On the other
hand, GPUs, however, rely these dynamic behaviors to achieve high performance
and throughput. Putting too many constraints can introduce performance overhead.
Therefore, in this work, the load/store reordering framework is implemented, to regulate the order of memory requests before they reach the L1 data cache, while allowing
the dynamic warp scheduling inside each SM. The experiment results show that the
proposed reordering framework can give accurate miss rate estimations for GPU L1
data cache, while the performance overhead introduced by the reordering framework
is very small.
The works on the first two topics show that cache memories are still desirable
in GPU architecture for real-time applications. However, special efforts, from either
architecture side or compiler size or both, are needed to make sure that the usage
of cache memories can benefit the performance and have good time-predictability
characteristic.
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7.3

Static WCET Analysis Timing Model for GPUs
To apply GPUs in real-time system and applications, it is important to have

a WCET performance model for the GPU architecture and kernels. Therefore, the
time-predictability of GPU architecture needs to be improved to be more analyzable.
To address this, the pure round-robin scheduling policy that has predictable behaviors
is chosen as the warp scheduling policy, based on which a WCET timing model for
GPU kernels is built. To the best of our knowledge, this timing model is the first
one that estimates the WCET for GPU kernels at the instruction scheduling level, by
analyzing the details of GPU architecture. The experimental results show that our
WCET analyzer can effectively provide WCET estimations for both soft and hard
real-time application purposes.
7.4

Static WCET Analysis on Shared Data LLC in CPU-GPU Architectures
The integrated CPU-GPU architectures can take the advantages of tightly-coupled

CPUs and GPUs to further boost performance. In such architecture, the shared LLC
is an important architectural component for performance improvement and a key
source of time-unpredictability as well. Since different cores access the shared LLC
simultaneously, the run-time behavior of the shared LLC is hard, if not impossible,
to predict statically, In this work, a technique of regulating the accesses to the shared
LLC by enforcing access intervals is proposed to improve the time-predictability of the
LLC. The results show that the proposed technique can significantly reduce the overestimation in the miss rates of the shared data LLC, without significantly impacting
the average-case performance.
The works in the last two topics show the techniques that can enable the WCET
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analysis on GPU and integrated CPU-GPU architectures and allow such architectures to be applied in real-time applications and systems. The proposed WCET
timing model and shared data LLC analysis method can give tight worst case estimations, indicating that, with architectural modifications and extensions, the timepredictability of GPU and integrated CPU-GPU architectures can be improved and
applied to real-time applications safely.
7.5

Future Work
Besides the key architectural components that are studied in the previous four

topics, the improvement of time-predictability of some other components in the GPU
and CPU-GPU architectures can also be studied. For example, the time-predictability
of the Network-on-Chip (NoC), which connects the different processing units and
memory components, may be analyzed and improved with some new topology or
accessing and scheduling polices. Also, new warp scheduling policies may be studied
to find a good balance between time-predictability and performance.
Furthermore, the new features in the recent GPU architectures bring new problems that can become the focuses of some future researches as well. For instance,
the Dynamic Parallelism[80] in CUDA programming model allows a CUDA kernel to
launch a child CUDA kernel, while the High Bandwidth Memory (HBM) technique
is used to achieve high-performance RAM interfacing[81]. In the version of CUDA 9,
the Cooperative Groups technique is introduced for the CUDA programming model
to have the ability to do collective operations, such as synchronization, at sub-block
or multi-block level[82]. According to these new features, additional studies may
be done to analyze their impacts on the time-predictability of the system and some
approaches to improve it.
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